JP2003204170A - Manufacturing method of multilayer printed circuit board - Google Patents
Manufacturing method of multilayer printed circuit boardInfo
- Publication number
- JP2003204170A JP2003204170A JP2002002479A JP2002002479A JP2003204170A JP 2003204170 A JP2003204170 A JP 2003204170A JP 2002002479 A JP2002002479 A JP 2002002479A JP 2002002479 A JP2002002479 A JP 2002002479A JP 2003204170 A JP2003204170 A JP 2003204170A
- Authority
- JP
- Japan
- Prior art keywords
- prepreg
- multilayer printed
- circuit board
- resin
- printed circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【発明の詳細な説明】
【0001】
【発明の属する技術分野】本発明は、多層プリント配線
板の製造方法に関する。
【0002】
【従来の技術】多層プリント配線板は、少なくとも1枚
の銅張積層板を回路形成したものを内層とし、ガラス布
などの基材に樹脂を含浸、半硬化させたプリプレグと交
互に重ね合わせて、加熱、加圧して、一体に成形するの
が一般的である。プリプレグの樹脂は、内層回路の段差
の埋め込みをするために、加熱時に流動性を持たせてお
くのが普通である。プリント配線板としての信頼性を確
保するためには、一般的には内層銅箔厚みの2倍以上の
絶縁層厚みが必要であり、一体成形後にその厚みを確保
できるように、プリプレグの樹脂分や樹脂性能を調整す
る。最近では、放熱用途として内層銅箔に105μmや
175μmなど、プリプレグのガラスクロス1枚分の厚
みに匹敵するような厚い銅箔を、内層銅箔に使用する場
合がある。そのような場合には、信頼性を確保するた
め、内層銅箔の厚みに対して、3倍以上の厚みをプリプ
レグ層で確保するようにすることが必要であり、実際に
行われている。
【0003】
【発明が解決しようとする課題】最近では、内層銅箔が
105μmや175μmなどの基板においても、薄型軽
量化が求められてきており、内銅箔の厚みに対してプリ
プレグ層の厚みを3倍以上確保できない場合がある。こ
の対策として、内層回路の段差を埋める樹脂をより多く
確保するため、樹脂流れの非常に大きいプリプレグを複
数枚使用することが考えられている。しかしながら、樹
脂流れが大きい場合には、多段プレス成形時の基板の表
裏で熱伝導のタイミングが微妙に異なることによる流動
樹脂の特定個所への集中が起こり、局部的な板厚大の現
象が発生してしまう。また、1枚のガラスクロスの表裏
を通して樹脂が移動することは少なく、樹脂流れの大き
いプリプレグを複数枚重ね合わせても、流れた樹脂が段
差を埋めることだけに使われることはない。従って、そ
の重ねた分の耐熱性の向上は得られない場合が多い。さ
らに、多層成形時の基板端部では、樹脂の流れすぎによ
る板厚の薄化が発生してしまい、極端な場合には樹脂が
無くなってしまい白化現象が発生する。本特許の発明者
は、上記問題点に鑑み、検討した結果、内層回路の段差
による多層化接着時の欠陥発生を防止する方策を発明す
るに至った。以下、その内容を説明する。
【0004】
【課題を解決するための手段】本発明は、少なくとも1
枚の銅張板を回路形成し、これらを複数のプリプレグと
重ね合わせて一体に成形して、多層プリント配線板を製
造する方法において、プリプレグに含浸させた樹脂が、
120〜140℃における溶融粘度が120Pa・s以
上のプリプレグと80Pa・s以下のプリプレグを組み
合わせて、多層一体成形することを特徴とする。プリプ
レグの配置は、120〜140℃における溶融粘度が8
0Pa・s以下のプリプレグを内層回路面に接するよう
にし、120〜140℃における溶融粘度が120Pa
・s以上のプリプレグをその外側に配置する。
【0005】内層回路板を2枚以上使用する場合の、内
層回路板に挟まれた部分においては、同様に内層回路板
に接する側に、20〜140℃における溶融粘度が80
Pa・s以下のプリプレグを配置し、その間に120〜
140℃における溶融粘度が120Pa・s以上のプリ
プレグを配置する。この場合、2枚以上の内層回路板の
内層回路形状により、対向する両面に80Pa・s以下
のプリプレグを配置する必要が無い場合は、片面だけに
配置するだけでもよい。
【0006】溶融粘度は、80Pa・s以下と120P
a・s以上のものを組み合わせる。この範囲以外のもの
の組み合わせでは、効果が得られない場合がある。好ま
しくは、70Pa・s以下と150Pa・s以上のもの
の組み合わせである。プリプレグの性能は溶融粘度につ
いては、請求項に示したとおり、異なった数値とする
が、他の性能、つまり硬化時間、樹脂流れなどの性能
は、できるだけ近い値にするほうが好ましい。数値範囲
はプレス条件によって調整する必要がある。そうしない
と、多層化プレス時の加熱条件によっては、意図した効
果が得られず、場合によっては、成形不具合が発生する
こともある。
【0007】上記プリプレグの製造方法において、樹脂
流れや、硬化時間を大きく変えることなく溶融粘度のみ
を変える場合には、プリプレグの塗工条件だけでは成し
得ることは困難な場合が多く、樹脂そのものの配合から
検討を行うことが必要である。樹脂の配合は、エポキシ
樹脂の場合は、エポキシ樹脂本体の成分と、硬化剤、硬
化促進剤の3種類が一般的である。硬化剤はアミン系の
もの、硬化促進剤はアミン系の触媒を使うことが多い。
本発明のプリプレグでは、樹脂本体の成分は変更せず、
硬化剤と硬化促進剤の分量を増量し、かつ多層接着時の
成形性を目安として、二つの成分の分量バランスをとる
ことで、達成した。多層成形プレス条件は、溶融粘度の
異なる2種類の性能のプリプレグを同時にプレスするた
め、最適条件の把握が必要である。
【0008】
【作用】120〜140℃における溶融粘度が80Pa
・s以下のプリプレグを内層回路面に接するようにし、
120〜140℃における溶融粘度が120Pa・s以
上のプリプレグを、その外側に配置することによりプレ
ス成形時、内層回路板に接した溶融粘度の低いプリプレ
グの樹脂が流れ出して、回路面の段差を埋める。内層回
路板に接しない側の溶融粘度の高いプリプレグの樹脂も
流れ出すが、粘度が回路面側のプリプレグより高い分、
流れ出しは遅い。このようにして先に粘度の低いプリプ
レグ樹脂が内層回路板の段差を埋め、その後、粘度の高
いプリプレグ樹脂が流れて平坦化させるように働く。こ
のようにして、内層銅箔の厚みの2倍以上のプリプレグ
層が無くとも、成形不具合を発生することなく、多層化
成形を可能とした。
【0009】
【実施例】実施例および比較例1〜2
内層回路板として、基材層公称厚み0.4mm、両面銅
箔105μのガラスエポキシ両面銅張積層板MCL−E
−67S(日立化成工業株式会社商品名)を準備し、両
面の銅箔を回路形成した。プリプレグとして下記の2種
のものを準備し、表1に示す組み合わせで材料を構成
し、多段プレスにおいて昇温3℃/min、最高温度1
70℃、加熱時間120分、圧力25kg/cm2 で一
体成形した。
使用プリプレグ1:GE−67N ガラスエポキシプリプレグ
(日立化成工業株式会社商品名)
ガラスクロスタイプ#2117
樹脂分 52%
樹脂流れ17%
溶融粘度70Pa・s
使用プリプレグ2:GE−67N ガラスエポキシプリプレグ
(日立化成工業株式会社商品名)
ガラスクロスタイプ#2117
樹脂分 52%
樹脂流れ19%
溶融粘度160Pa・s
【0010】表1から分かるように実施例、比較例1、
比較例2いずれも内層銅箔に対するプリプレグ層の厚み
の割合は3以下である。成形性の評価結果は表1に示す
とおり、比較例1、比較例2では成形性不具合が発生し
てしまっているが、本発明の実施例についてはすべての
項目で、不具合は発生していない。
【0011】
【表1】
【0012】
【発明の効果】本発明の異なる性能のプリプレグを組み
合わせて製造した多層プリント配線板は、内層銅箔が1
05μmや175μmなどの厚い内層銅箔の回路の段差
を埋める場合においても、プリプレグ層を内層銅箔厚み
の3倍以上も確保せずとも、成形不具合なく製造が可能
であり、信頼性も条件を満たす多層プリント配線板が製
造可能である。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a multilayer printed wiring board. 2. Description of the Related Art A multilayer printed wiring board is obtained by forming at least one copper-clad laminate into a circuit as an inner layer, and alternately with a prepreg obtained by impregnating a resin such as a glass cloth with a resin and semi-curing. In general, they are superposed, heated and pressed to be integrally formed. Usually, the resin of the prepreg is made to have fluidity at the time of heating in order to fill the steps of the inner layer circuit. In order to secure the reliability as a printed wiring board, the thickness of the insulating layer is generally required to be at least twice as large as the thickness of the inner copper foil. Or adjust the resin performance. In recent years, a thick copper foil, such as 105 μm or 175 μm, which is equivalent to the thickness of one prepreg glass cloth, may be used as the inner copper foil for heat dissipation. In such a case, in order to ensure reliability, it is necessary to ensure that the thickness of the prepreg layer is at least three times the thickness of the inner copper foil, and this is actually performed. Recently, there has been a demand for thinner and lighter substrates having an inner copper foil having a thickness of 105 μm or 175 μm. May not be secured three times or more. As a countermeasure, it has been considered to use a plurality of prepregs having an extremely large resin flow in order to secure more resin for filling the steps of the inner layer circuit. However, when the resin flow is large, the timing of heat conduction is slightly different between the front and back of the board during multi-stage press molding, causing the fluidized resin to concentrate at specific locations, causing a local thickening phenomenon. Resulting in. Further, the resin rarely moves through the front and back of one glass cloth, and even if a plurality of prepregs having a large resin flow are overlapped, the flown resin is not used only for filling the steps. Therefore, in many cases, the heat resistance cannot be improved by the overlap. Furthermore, at the end of the substrate at the time of multilayer molding, the thickness of the board is reduced due to excessive flow of the resin. In an extreme case, the resin disappears and the whitening phenomenon occurs. In view of the above problems, the inventor of the present invention has studied and, as a result, has come to invent a measure for preventing the occurrence of defects at the time of multi-layer bonding due to a step in an inner layer circuit. Hereinafter, the contents will be described. SUMMARY OF THE INVENTION The present invention provides at least one
Forming a copper-clad circuit, forming a single layer by laminating these with a plurality of prepregs, in a method of manufacturing a multilayer printed wiring board, the resin impregnated in the prepreg,
It is characterized in that a prepreg having a melt viscosity at 120 to 140 ° C. of 120 Pa · s or more and a prepreg having a melt viscosity of 80 Pa · s or less are combined to form a multilayer integral molding. The arrangement of the prepreg is such that the melt viscosity at 120 to 140 ° C. is 8
A prepreg of 0 Pa · s or less is brought into contact with the inner layer circuit surface, and the melt viscosity at 120 to 140 ° C. is 120 Pa
・ Place s or more prepregs on the outside. In the case where two or more inner circuit boards are used, similarly, at a portion sandwiched between the inner circuit boards, the melt viscosity at 20 to 140 ° C. is 80
A prepreg of Pa · s or less is placed, and a
A prepreg having a melt viscosity at 140 ° C. of 120 Pa · s or more is arranged. In this case, if it is not necessary to arrange a prepreg of 80 Pa · s or less on both opposing surfaces due to the inner layer circuit shape of two or more inner layer circuit boards, it may be arranged only on one side. The melt viscosity is 80 Pa · s or less and 120 P
Combine more than a · s. If the combination is outside this range, the effect may not be obtained. Preferably, the combination is 70 Pa · s or less and 150 Pa · s or more. The prepreg has different melt viscosity values as shown in the claims. However, it is preferable that the other characteristics, that is, the curing time, the resin flow, etc., be as close as possible. The numerical range must be adjusted according to the pressing conditions. Otherwise, the intended effect may not be obtained depending on the heating conditions at the time of the multilayer press, and in some cases, molding defects may occur. In the above prepreg manufacturing method, when only the melt viscosity is changed without greatly changing the resin flow or the curing time, it is often difficult to achieve the prepreg only by the prepreg coating conditions. It is necessary to study from the composition of. In the case of an epoxy resin, three types of resins are generally used: a component of the epoxy resin body, a curing agent, and a curing accelerator. An amine-based curing agent and an amine-based catalyst are often used as a curing accelerator.
In the prepreg of the present invention, the components of the resin main body are not changed,
This was achieved by increasing the amounts of the curing agent and the curing accelerator and balancing the amounts of the two components with reference to the moldability during multilayer adhesion. Regarding the multilayer molding press conditions, it is necessary to grasp the optimum conditions in order to simultaneously press two types of prepregs having different melt viscosities. The melt viscosity at 120-140 ° C. is 80 Pa
・ The prepreg of s or less should be in contact with the inner layer circuit surface,
By disposing a prepreg having a melt viscosity of 120 Pa · s or more at 120 to 140 ° C. outside thereof, at the time of press molding, a resin of a low prepreg having a low melt viscosity in contact with an inner circuit board flows out to fill a step on a circuit surface. . The resin of the prepreg with high melt viscosity on the side not in contact with the inner circuit board also flows out, but the viscosity is higher than that of the prepreg on the circuit surface side,
The outflow is slow. In this way, the low-viscosity prepreg resin fills the steps of the inner circuit board first, and then the high-viscosity prepreg resin works to flow and flatten. In this way, even if there is no prepreg layer having a thickness of at least twice the thickness of the inner layer copper foil, it is possible to perform multi-layer molding without causing molding defects. Examples and Comparative Examples 1 and 2 As an inner circuit board, a glass epoxy double-sided copper-clad laminate MCL-E having a base material layer having a nominal thickness of 0.4 mm and a double-sided copper foil of 105 μm was used.
-67S (trade name of Hitachi Chemical Co., Ltd.) was prepared, and a copper foil on both sides was formed in a circuit. The following two types of prepregs were prepared, and the materials were composed in the combinations shown in Table 1. The temperature was raised at 3 ° C./min and the maximum temperature was 1 in a multi-stage press.
The molded body was integrally molded at 70 ° C., a heating time of 120 minutes and a pressure of 25 kg / cm 2. Prepreg used 1: GE-67N glass epoxy prepreg (trade name of Hitachi Chemical Co., Ltd.) Glass cloth type # 2117 Resin content 52% Resin flow 17% Melt viscosity 70 Pa · s Prepreg used 2: GE-67N glass epoxy prepreg (Hitachi Chemical (Industrial Co., Ltd.) Glass cloth type # 2117 Resin content 52% Resin flow 19% Melt viscosity 160 Pa · s As can be seen from Table 1, Examples, Comparative Example 1,
In each of Comparative Examples 2, the ratio of the thickness of the prepreg layer to the inner copper foil was 3 or less. As shown in Table 1, the evaluation results of the moldability show that, in Comparative Examples 1 and 2, a moldability defect occurred, but in Examples of the present invention, no defect occurred in all items. . [Table 1] The multilayer printed wiring board manufactured by combining prepregs having different performances according to the present invention has an inner copper foil of 1
Even in the case of filling a step in a circuit of a thick inner copper foil of, for example, 05 μm or 175 μm, it is possible to manufacture the prepreg layer without forming defects without securing the prepreg layer not less than three times the thickness of the inner copper foil, and the reliability is also required. Filling multilayer printed wiring boards can be manufactured.
───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 4F100 AB17B AB17D AB17E AG00 AK53 BA02 BA03 BA04 BA05 BA06 BA07 BA08 BA13 DG11 DH01A DH01C DH01E EJ17 EJ42 EJ82 GB43 JA06A JA06C JA06E JL02 YY00A YY00C YY00E 5E346 AA05 AA06 AA12 AA15 AA32 AA38 BB01 CC02 CC09 CC32 DD02 EE02 EE06 EE09 EE13 EE20 GG28 HH08 HH11 ────────────────────────────────────────────────── ─── Continuation of front page F term (reference) 4F100 AB17B AB17D AB17E AG00 AK53 BA02 BA03 BA04 BA05 BA06 BA07 BA08 BA13 DG11 DH01A DH01C DH01E EJ17 EJ42 EJ82 GB43 JA06A JA06C JA06E JL02 YY00A YY00C YY00E 5E346 AA05 AA06 AA12 AA15 AA32 AA38 BB01 CC02 CC09 CC32 DD02 EE02 EE06 EE09 EE13 EE20 GG28 HH08 HH11
Claims (1)
れらを複数のプリプレグと重ね合わせて一体に成形し
て、多層プリント配線板を製造する方法において、プリ
プレグに含浸させた樹脂が、120〜140℃における
溶融粘度が120Pa・s以上のプリプレグと80Pa
・s以下のプリプレグを組み合わせて、多層一体成形す
ることを特徴とする多層プリント配線板の製造方法およ
びその製品。Claims: 1. A method for manufacturing a multilayer printed wiring board, comprising forming at least one copper-clad board as a circuit, superimposing these on a plurality of prepregs, and integrally molding the prepregs. A resin impregnated with a prepreg having a melt viscosity at 120 to 140 ° C. of 120 Pa · s or more and 80 Pa
A method for manufacturing a multilayer printed wiring board and a product thereof, wherein a prepreg of s or less is combined to form a multilayer integrated circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002002479A JP2003204170A (en) | 2002-01-09 | 2002-01-09 | Manufacturing method of multilayer printed circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002002479A JP2003204170A (en) | 2002-01-09 | 2002-01-09 | Manufacturing method of multilayer printed circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2003204170A true JP2003204170A (en) | 2003-07-18 |
Family
ID=27642322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002002479A Pending JP2003204170A (en) | 2002-01-09 | 2002-01-09 | Manufacturing method of multilayer printed circuit board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003204170A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010056176A (en) * | 2008-08-26 | 2010-03-11 | Panasonic Electric Works Co Ltd | Method of manufacturing multilayer printed wiring board |
JP2016009763A (en) * | 2014-06-24 | 2016-01-18 | イビデン株式会社 | Multilayer printed wiring board and method of manufacturing the same |
-
2002
- 2002-01-09 JP JP2002002479A patent/JP2003204170A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010056176A (en) * | 2008-08-26 | 2010-03-11 | Panasonic Electric Works Co Ltd | Method of manufacturing multilayer printed wiring board |
JP2016009763A (en) * | 2014-06-24 | 2016-01-18 | イビデン株式会社 | Multilayer printed wiring board and method of manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7816611B2 (en) | Circuit board | |
JP4545682B2 (en) | Fluorine resin laminated substrate | |
JP2007253366A (en) | Double-sided copper-clad board | |
JP2021061409A (en) | Multilayer printed wiring board, multilayer metal clad laminated board, and metal foil with resin | |
JP4996838B2 (en) | Multilayer wiring board | |
JP2005175116A (en) | Method for manufacturing circuit board | |
JP2001015933A (en) | Thermally fusible insulating sheet | |
JP4468081B2 (en) | Conductive paste composition for multilayer wiring board | |
JP2003204170A (en) | Manufacturing method of multilayer printed circuit board | |
JP7373778B2 (en) | Metal foil with resin, flexible printed wiring board | |
JP5032205B2 (en) | Multilayer wiring board having a cavity portion | |
JPH1154922A (en) | Manufacturing inner layer circuit-contg. laminate board | |
JP4959966B2 (en) | Interlayer connection bonding sheet for multilayer wiring boards | |
JP2008103427A (en) | Separation film | |
JP3605917B2 (en) | Manufacturing method of laminated board with inner layer circuit | |
JP4965286B2 (en) | Multilayer wiring board | |
JP4248697B2 (en) | Heat sealable insulation sheet | |
JPH02217240A (en) | Surface mounting laminated sheet | |
KR20170005506A (en) | Adhesive composition for cupper clad laminate | |
JP2007096120A (en) | Conductive paste composition for filling via hole | |
JP2006196585A (en) | Multilayer printed wiring board and method of manufacturing the same | |
JP2007290260A (en) | Manufacturing process of single-sided board and multilayer printed circuit board | |
JP4595899B2 (en) | Single-sided metal foil-clad laminate | |
JP2005290029A (en) | Manufacturing method of prepreg and composite laminated plate | |
JP5077801B2 (en) | Manufacturing method of multilayer printed wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041224 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070524 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071009 |