JP2003197486A - Chip solid electrolytic capacitor and manufacturing method therefor - Google Patents
Chip solid electrolytic capacitor and manufacturing method thereforInfo
- Publication number
- JP2003197486A JP2003197486A JP2001396839A JP2001396839A JP2003197486A JP 2003197486 A JP2003197486 A JP 2003197486A JP 2001396839 A JP2001396839 A JP 2001396839A JP 2001396839 A JP2001396839 A JP 2001396839A JP 2003197486 A JP2003197486 A JP 2003197486A
- Authority
- JP
- Japan
- Prior art keywords
- anode
- lead frame
- capacitor element
- terminal
- cathode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術の分野】本発明は、各種電子機器に
搭載される高密度表面実装に使用可能なチップ型固体電
解コンデンサ及びその製造方法の改良に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an improvement in a chip type solid electrolytic capacitor which can be used for high density surface mounting mounted on various electronic devices and a manufacturing method thereof.
【0002】[0002]
【従来の技術】これら高密度表面実装に使用可能なチッ
プ型固体電解コンデンサとしては、特開2001−69
78号公報に提案されているように、陽極導出線を有す
るとともに、弁作用金属から成る陽極体の表面に誘電体
酸化皮膜と電解質層とを順次積層してその外周が前記陰
極層とされたコンデンサ素子を、前記コンデンサ素子の
陽極導出線に接続される陽極端子並びに前記陰極層に接
続される陰極端子とを具備する繰返し単位を複数有する
リードフレームに搭載する搭載工程と、該リードフレー
ムに搭載された前記コンデンサ素子と前記陽極端子並び
に陰極端子とを、各極端子の一部が露出するように外装
樹脂にて被覆する被覆工程と、前記外装樹脂にて被覆さ
れた前記コンデンサ素子を内在する前記リードフレーム
の繰返し単位を所定の形状に切断する切断工程よりなる
チップ型固体電解コンデンサの製造方法が知られてい
る。2. Description of the Related Art A chip-type solid electrolytic capacitor usable for these high-density surface mounting is disclosed in Japanese Patent Laid-Open No. 2001-69.
As proposed in Japanese Patent Publication No. 78, a dielectric oxide film and an electrolyte layer are sequentially laminated on the surface of an anode body made of a valve metal, which has an anode lead wire, and the outer periphery of the anode body serves as the cathode layer. Mounting step of mounting the capacitor element on a lead frame having a plurality of repeating units each having an anode terminal connected to an anode lead wire of the capacitor element and a cathode terminal connected to the cathode layer, and mounting on the lead frame A coating step of coating the capacitor element and the anode terminal and the cathode terminal with an exterior resin so that a part of each electrode terminal is exposed; and the inside of the capacitor element coated with the exterior resin There is known a method for manufacturing a chip type solid electrolytic capacitor including a cutting step of cutting a repeating unit of the lead frame into a predetermined shape.
【0003】これら前記した製造方法によって得られる
チップ型固体電解コンデンサにおいては、前記切断工程
におけるリードフレーム等の金属バリが、前記陽極端子
並びに陰極端子の下面方向に突出する場合があり、これ
らのバリによりチップ型固体電解コンデンサの実装にお
いて、陽極端子並びに陰極端子のハンダ付けが良好に実
施されなかったり、チップ型固体電解コンデンサに位置
ずれ等を生じてしまうという問題があり、これらの問題
を解決するために、本出願者らは、先の特願2001−
286923号にて提案しているように、前記バリを収
容可能とするための溝部を切断加工に先だって実施して
おくことで、これらバリによる問題を解消する手法を提
案している。In the chip type solid electrolytic capacitor obtained by the above-mentioned manufacturing method, the metal burrs such as the lead frame in the cutting step may project toward the lower surface of the anode terminal and the cathode terminal. Therefore, in mounting the chip type solid electrolytic capacitor, there are problems that the anode terminal and the cathode terminal are not soldered well, and the chip type solid electrolytic capacitor is misaligned, and these problems are solved. For this reason, the present applicants have previously filed 2001-
As proposed in Japanese Patent No. 286923, a method has been proposed for solving the problems caused by these burrs by performing a groove portion for accommodating the burrs prior to the cutting process.
【0004】[0004]
【発明が解決しようとする課題】これら前記した溝部を
切断加工に先だって実施しておくことは、前記切断加工
において発生するバリによる影響をほぼ解消でき、非常
に有用性が高いものの、前記した溝部の加工を実施する
溝加工工程が必要となって工程が複雑化してしまうとと
もに、前記溝加工工程においても前記陽極端子並びに陰
極端子の下面方向に多少のバリが発生してしまい、これ
らのバリが陽極端子並びに陰極端子のハンダ付け等に悪
影響を及ぼしてしまう場合があるという問題があった。It is very useful to perform the above-mentioned groove portions prior to the cutting work, because the influence of burrs generated in the cutting work can be almost eliminated, and the groove portions described above are highly useful. The groove machining step for carrying out the machining is required, which complicates the process, and some burrs are generated in the lower surface direction of the anode terminal and the cathode terminal also in the groove machining step, and these burrs are generated. There is a problem that it may adversely affect the soldering of the anode terminal and the cathode terminal.
【0005】よって、本発明は上記した問題点に着目し
てなされたもので、前記溝加工工程による工程の複雑化
並びに溝加工工程において生じるバリによる悪影響を解
消することのできるチップ型固体電解コンデンサ及びそ
の製造方法を提供することを目的としている。Therefore, the present invention has been made by paying attention to the above-mentioned problems, and a chip type solid electrolytic capacitor capable of eliminating the adverse effects due to the complication of the groove processing step and burrs generated in the groove processing step. And its manufacturing method.
【0006】[0006]
【課題を解決するための手段】前記した問題を解決する
ために、本発明のチップ型固体電解コンデンサは、陽極
導出線を有するとともに、弁作用金属から成る陽極体の
表面に誘電体酸化皮膜と電解質層と陰極層とを順次積層
形成して、その外周が前記陰極層とされたコンデンサ素
子を、前記コンデンサ素子の陽極導出線に接続される陽
極端子並びに前記コンデンサ素子の陰極層に接続される
陰極端子とを具備する繰返し単位を複数有するリードフ
レームに搭載し、該リードフレームに搭載された前記コ
ンデンサ素子と前記陽極端子並びに陰極端子とを、各極
端子の一部が露出するように外装樹脂にて被覆するとと
もに、該外装樹脂にて被覆された前記コンデンサ素子を
内在する前記リードフレームの繰返し単位を所定の形状
に切断して得られるチップ型固体電解コンデンサであっ
て、前記リードフレームには、前記切断により前記陽極
端子並びに陰極端子の端辺角部となる部分を切欠き状と
するための溝部が設けられていることを特徴としてい
る。この特徴によれば、従来において溝加工にて形成し
ていた溝部を、予め前記リードフレームに加工しておく
ことで、溝加工工程を省くことができ、工程を簡素化で
きるばかりか、溝加工工程において生じるバリによる悪
影響を解消することもできる。In order to solve the above problems, a chip type solid electrolytic capacitor of the present invention has an anode lead wire and a dielectric oxide film on the surface of an anode body made of valve metal. An electrolytic layer and a cathode layer are sequentially laminated and formed, and a capacitor element whose outer periphery is the cathode layer is connected to an anode terminal connected to an anode lead wire of the capacitor element and a cathode layer of the capacitor element. It is mounted on a lead frame having a plurality of repeating units each including a cathode terminal, and the capacitor element, the anode terminal, and the cathode terminal mounted on the lead frame are covered with an exterior resin so that a part of each pole terminal is exposed. Obtained by cutting the repeating unit of the lead frame in which the capacitor element covered with the exterior resin is formed into a predetermined shape. A chip type solid electrolytic capacitor, characterized in that the lead frame is provided with a groove portion for making a portion which becomes an end side corner portion of the anode terminal and the cathode terminal by the cutting into a notch shape. There is. According to this feature, the groove portion which was conventionally formed by the groove processing is previously processed on the lead frame, so that the groove processing step can be omitted and the groove processing can be simplified. It is also possible to eliminate the adverse effects of burrs that occur in the process.
【0007】本発明のチップ型固体電解コンデンサの製
造方法は、陽極導出線を有するとともに、弁作用金属か
ら成る陽極体の表面に誘電体酸化皮膜と電解質層と陰極
層とを順次積層形成して、その外周が前記陰極層とされ
たコンデンサ素子を、前記コンデンサ素子の陽極導出線
に接続される陽極端子並びに前記コンデンサ素子の陰極
層に接続される陰極端子とを具備する繰返し単位を複数
有するリードフレームに搭載する搭載工程と、該リード
フレームに搭載された前記コンデンサ素子と前記陽極端
子並びに陰極端子とを、各極端子の一部が露出するよう
に外装樹脂にて被覆する被覆工程と、前記外装樹脂にて
被覆された前記コンデンサ素子を内在する前記リードフ
レームの繰返し単位を所定の形状に切断する切断工程
と、を含むチップ型固体電解コンデンサの製造方法であ
って、前記リードフレームには、前記切断工程における
切断により前記陽極端子並びに陰極端子の端辺角部とな
る部分を切欠き状とするための溝部が設けられているこ
とを特徴としている。この特徴によれば、従来において
溝加工にて形成していた溝部を、予め前記リードフレー
ムに加工しておくことで、溝加工工程を省くことがで
き、工程を簡素化できるばかりか、溝加工工程において
生じるバリによる悪影響を解消することもできる。According to the method of manufacturing a chip type solid electrolytic capacitor of the present invention, a dielectric oxide film, an electrolyte layer and a cathode layer are sequentially laminated on the surface of an anode body having an anode lead wire and made of a valve metal. A lead having a plurality of repeating units including a capacitor element whose outer periphery is the cathode layer, an anode terminal connected to an anode lead wire of the capacitor element, and a cathode terminal connected to the cathode layer of the capacitor element. A mounting step of mounting on a frame; a coating step of coating the capacitor element, the anode terminal and the cathode terminal mounted on the lead frame with an exterior resin so that a part of each pole terminal is exposed; A chip type including a cutting step of cutting the repeating unit of the lead frame in which the capacitor element covered with the exterior resin is embedded into a predetermined shape. A method of manufacturing a body electrolytic capacitor, wherein the lead frame is provided with a groove portion for cutting out portions of the anode terminal and the cathode terminal, which are corner portions of the side edges, by cutting in the cutting step. It is characterized by that. According to this feature, the groove portion which was conventionally formed by the groove processing is previously processed on the lead frame, so that the groove processing step can be omitted and the groove processing can be simplified. It is also possible to eliminate the adverse effects of burrs that occur in the process.
【0008】[0008]
【発明の実施の形態】以下、図面に基づいて本発明の実
施形態を説明する。BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of the present invention will be described below with reference to the drawings.
【0009】(実施例)(Example)
【0010】図1は本実施例のチップ型固体電解コンデ
ンサの構造を示す斜視図であり、図2は、本実施例のチ
ップ型固体電解コンデンサを示す断面図であり、図3
は、本実施例に用いたリードフレームの形状を示す図で
ある。FIG. 1 is a perspective view showing the structure of the chip type solid electrolytic capacitor of this embodiment, and FIG. 2 is a sectional view showing the chip type solid electrolytic capacitor of this embodiment.
[FIG. 6] is a diagram showing a shape of a lead frame used in this example.
【0011】本実施例のチップ型固体電解コンデンサ1
は、図1に示すように、コンデンサ素子2と、該コンデ
ンサ素子2の1側面から導出された陽極導出線4に対し
て折り曲げられることで当接し、該陽極導出線4の外周
に溶接にて接続される舌部8を備える陽極端子5と、該
陽極端子5と前記コンデンサ素子2を挟んで対向する側
に、該コンデンサ素子2の下方に配置されるとともに、
該コンデンサ素子2の外周部下面と導電性接着剤10に
て電気的並びに機械的に接合された陰極端子6と、これ
ら陽極端子5並びに陰極端子6露出部を除く部分を、前
記コンデンサ素子2を被覆するように覆う外装樹脂3
と、から主に構成されている。Chip type solid electrolytic capacitor 1 of the present embodiment
As shown in FIG. 1, the capacitor element 2 and the anode lead wire 4 led out from one side surface of the capacitor element 2 come into contact with each other by being bent, and are welded to the outer periphery of the anode lead wire 4 by welding. An anode terminal 5 provided with a tongue portion 8 to be connected to the anode terminal 5 is disposed below the capacitor element 2 on the side facing the anode terminal 5 with the capacitor element 2 interposed therebetween.
The capacitor element 2 is connected to the lower surface of the outer peripheral portion of the capacitor element 2 electrically and mechanically with a conductive adhesive 10 and the cathode terminal 6 and a portion except the exposed portions of the anode terminal 5 and the cathode terminal 6. Exterior resin 3 to cover
It is mainly composed of and.
【0012】この本実施例に用いた前記陽極端子5に
は、図3に示すように、前記コンデンサ素子2が搭載さ
れる領域の側方に張り出すようにリボン状に形成された
舌部8が、該舌部8を張り出し部の導出部から折曲げる
ことで前記陽極導出線4に当接できるような長さにて形
成されているとともに、搭載される前記コンデンサ素子
2の下面と陽極端子5の上面とが当接すると、コンデン
サ素子2の表面に形成されている陰極層を介して該陽極
端子5と陰極端子6とが短絡することから、該コンデン
サ素子2の下面との間に絶縁樹脂9が介在するように、
前記上面に絶縁樹脂9が設けられている。As shown in FIG. 3, the anode terminal 5 used in this embodiment has a tongue portion 8 formed in a ribbon shape so as to project laterally from the region where the capacitor element 2 is mounted. Is formed in such a length that the tongue portion 8 can be brought into contact with the anode lead wire 4 by bending the tongue portion 8 from the lead-out portion of the projecting portion, and the lower surface of the capacitor element 2 and the anode terminal to be mounted. When the upper surface of the capacitor element 5 comes into contact with the upper surface of the capacitor element 2, the anode terminal 5 and the negative electrode terminal 6 are short-circuited via the cathode layer formed on the surface of the capacitor element 2, so that insulation is provided between the lower surface of the capacitor element 2. So that the resin 9 intervenes,
An insulating resin 9 is provided on the upper surface.
【0013】前記コンデンサ素子2としては、従来より
固体電解コンデンサ素子として使用されている素子、例
えばタンタルのような弁金属粉末を成型して焼結するこ
とにより得た焼結体の表面に陽極酸化により誘電体とな
る酸化皮膜を形成して陽極体とし、この陽極体上に二酸
化マンガンなどの固体電解質層と、カーボンや銀ペース
トから成る陰極層とを積層形成することにより得られる
コンデンサ素子等を好適に使用することができる。尚、
前記固体電解質としてポリピロール等の高分子電解質を
用いたもの等も使用することができる。The capacitor element 2 is an element which has been conventionally used as a solid electrolytic capacitor element, for example, anodized on the surface of a sintered body obtained by molding and sintering valve metal powder such as tantalum. To form a dielectric oxide film as an anode body, and a capacitor element or the like obtained by laminating a solid electrolyte layer such as manganese dioxide and a cathode layer made of carbon or silver paste on the anode body. It can be used preferably. still,
As the solid electrolyte, those using a polymer electrolyte such as polypyrrole can also be used.
【0014】本実施例において前記陽極端子5並びに舌
部8と陰極端子6とは、図3に示すような形状とされ、
1対の陽極端子5と陰極端子6とから成る繰返し単位が
複数配列されて複数のコンデンサ素子2を搭載可能とさ
れたリードフレーム11により形成されており、これら
陽極端子5と陰極端子6の底面所定位置には、最終的な
切断によって図2に示す切欠き部7、7’となる溝部2
9が形成されており、本実施例においては、これら溝部
29が形成された前記陽極端子5と陰極端子6とから成
る繰返し単位が、3×5=15個配置されて封止樹脂3
にて同時に封止される封止領域となる集合単位を形成
し、該集合単位が間隙を設けずに封止樹脂3にて封止さ
れるとともに、これら集合単位である封止領域がリード
フレーム11の長手方向に繰返し配置されている。In this embodiment, the anode terminal 5, the tongue portion 8 and the cathode terminal 6 are shaped as shown in FIG.
A plurality of repeating units each consisting of a pair of anode terminal 5 and cathode terminal 6 are arranged to form a lead frame 11 on which a plurality of capacitor elements 2 can be mounted, and the bottom surfaces of these anode terminals 5 and cathode terminals 6 are formed. At the predetermined position, the groove portion 2 which becomes the cutout portions 7 and 7'shown in FIG. 2 by the final cutting.
9 is formed, and in this embodiment, 3 × 5 = 15 repeating units including the anode terminal 5 and the cathode terminal 6 in which the groove portions 29 are formed are arranged and the sealing resin 3 is formed.
And a sealing unit 3 which is a sealing region to be sealed at the same time is sealed with the sealing resin 3 without a gap, and the sealing region which is the sealing unit is a lead frame. 11 are repeatedly arranged in the longitudinal direction.
【0015】また、本実施例のリードフレーム11に
は、図3に示すように、前記集合単位を囲む外周位置
に、切断を行い易くするための切断線34,35の目安
となる切断用ガイド孔32が設けられているとともに、
該切断用ガイド孔32の外周位置には、貫通孔30,3
1とが設けられており、これら貫通孔30,31とを設
けることで、前記リードフレーム11の切断時、特には
図3に示す前記集合単位の外周部11a,11bの切断
時に、これら外周部の切断における振動や機械的ストレ
ス(応力)が前記集合単位に内在されるリードフレーム
11やコンデンサ素子2に伝達され難いようになり、こ
れら切断時における前記陰極端子6の脱落や前記コンデ
ンサ素子2と陰極端子6との電気的な接続特性が悪化す
ること等を回避できるようになることから好ましいが、
本発明はこれに限定されるものではない。Further, in the lead frame 11 of the present embodiment, as shown in FIG. 3, a cutting guide serving as a guide for cutting lines 34 and 35 for facilitating cutting is provided at an outer peripheral position surrounding the set unit. With the holes 32,
At the outer peripheral position of the cutting guide hole 32, the through holes 30, 3 are formed.
1 is provided, and by providing these through holes 30 and 31, when the lead frame 11 is cut, particularly when the outer peripheral parts 11a and 11b of the set unit shown in FIG. 3 are cut, these outer peripheral parts are provided. It becomes difficult for vibration and mechanical stress (stress) in the cutting of the capacitor to be transmitted to the lead frame 11 and the capacitor element 2 included in the set unit, and the cathode terminal 6 is detached and the capacitor element 2 and Although it is possible to avoid deterioration of electrical connection characteristics with the cathode terminal 6, it is preferable.
The present invention is not limited to this.
【0016】以下、本実施例のチップ型固体電解コンデ
ンサ1をその製造工程に沿って説明する。まず、このリ
ードフレーム11の陽極端子5となる部分の上面に、図
4(a)に示すように塗料を塗布、乾燥させて絶縁樹脂
9を形成する。本実施例においては、これら塗料を塗布
の方法として、図示しないインクジェットノズルを用い
てリードフレーム11の該当部位に、絶縁樹脂9の厚み
が十分な絶縁性が得られる厚みとなるように塗料を塗
布、乾燥させて形成をしているが、本発明はこれに限定
されるものではなく、これら絶縁樹脂9の形成方法とし
ては任意の方法を用いることができる。The chip type solid electrolytic capacitor 1 of this embodiment will be described below along with its manufacturing process. First, as shown in FIG. 4A, a coating material is applied and dried on the upper surface of the portion of the lead frame 11 to be the anode terminal 5, and the insulating resin 9 is formed. In the present embodiment, as a method of applying these paints, an ink jet nozzle (not shown) is used to apply the paint to the relevant portion of the lead frame 11 so that the thickness of the insulating resin 9 is a thickness that provides sufficient insulation. However, the present invention is not limited to this, and any method can be used as a method of forming these insulating resins 9.
【0017】尚、前記インクジェットノズルによる塗
布、乾燥においては、ピンホールのない良好な絶縁樹脂
層を形成できるように、塗布、乾燥を複数回に渡り繰返
し実施するようになっている。In the application and drying by the ink jet nozzle, the application and the drying are repeated a plurality of times so that a good insulating resin layer without pinholes can be formed.
【0018】また、これら絶縁樹脂9としては、乾燥工
程の効率化とともに、樹脂の固形分の高さから容易に比
較的厚みの大きな塗膜を得られることから、本実施例で
は紫外線硬化樹脂を使用しているが、本発明はこれに限
定されるものではない。Further, as the insulating resin 9, an ultraviolet curable resin is used in this embodiment because a coating film having a relatively large thickness can be easily obtained from the height of the solid content of the resin as well as the efficiency of the drying process. Although used, the invention is not so limited.
【0019】これら絶縁樹脂9の形成後に、図4(b)
に示すように、陰極端子6となる部分の上面に、導電性
接着材10を塗布形成し、該塗布後に図4(c)に示す
ようにコンデンサ素子2を搭載する。After the insulating resin 9 is formed, as shown in FIG.
As shown in FIG. 4, the conductive adhesive 10 is applied and formed on the upper surface of the portion to be the cathode terminal 6, and after the application, the capacitor element 2 is mounted as shown in FIG. 4C.
【0020】これら導電性接着材10としては、接続す
る前記コンデンサ素子2の下面が前述のようにカーボン
や銀ペーストから成る陰極層が露出していることから、
これら陰極層との接着性等の観点から、通常においてI
C等のマウントに使用される銀系の導電性接着材10が
好適に使用されるが、本発明はこれに限定されるもので
はなく、これら導電性接着材10に代えて半田ペースト
等を塗布しておき、コンデンサ素子2の搭載後において
該半田ペーストを溶融させてコンデンサ素子2を固定、
搭載するようにしても良い。In these conductive adhesives 10, since the lower surface of the capacitor element 2 to be connected exposes the cathode layer made of carbon or silver paste as described above,
From the viewpoint of adhesion to these cathode layers, etc.
The silver-based conductive adhesive 10 used for mounting C or the like is preferably used, but the present invention is not limited to this, and a solder paste or the like is applied instead of the conductive adhesive 10. Then, after mounting the capacitor element 2, the solder paste is melted to fix the capacitor element 2,
It may be mounted.
【0021】これらコンデンサ素子2の搭載後におい
て、前記導電性接着材10の乾燥或いは硬化を行ってコ
ンデンサ素子2を固定し、該固定の後に図4(d)に示
すように、前記陽極端子5より導出形成されている舌部
8をコンデンサ素子2の搭載側へ折り曲げて、前記陽極
導出線4と当接させるとともに、陽極導出線4と舌部8
とを溶接にて接続して陽極導出線4を前記陽極端子5に
電気的に接続する。After mounting these capacitor elements 2, the conductive adhesive 10 is dried or cured to fix the capacitor elements 2, and after the fixing, as shown in FIG. The tongue portion 8 formed by leading out is bent toward the mounting side of the capacitor element 2 and brought into contact with the anode lead wire 4, and the anode lead wire 4 and the tongue portion 8 are formed.
And are connected by welding to electrically connect the anode lead wire 4 to the anode terminal 5.
【0022】次いで、図4(e)に示すように、前記コ
ンデンサ素子2を搭載したリードフレーム11を、該リ
ードフレーム11のコンデンサ素子2の非搭載面を下面
として平坦板であるフェライト板19上に配置し、前記
下面とフェライト板19の上面とが当接するようにした
後、前記リードフレーム11のコンデンサ素子2の搭載
側より全体に外装樹脂3となる封止樹脂を、前記コンデ
ンサ素子2全体が該外装樹脂3に覆われるような所定厚
みとなるように流し込むとともに、該リードフレーム1
1の外部雰囲気を真空とすることで、内部の微細な領域
まで外装樹脂3が充填されるようにした後、該外装樹脂
3を硬化させる。Next, as shown in FIG. 4 (e), the lead frame 11 on which the capacitor element 2 is mounted is mounted on a ferrite plate 19 which is a flat plate with the non-mounting surface of the capacitor element 2 of the lead frame 11 as the lower surface. And the lower surface and the upper surface of the ferrite plate 19 are brought into contact with each other, and a sealing resin serving as an exterior resin 3 is entirely provided from the mounting side of the lead frame 11 on which the capacitor element 2 is mounted. Is poured into the lead frame 1 so as to have a predetermined thickness so as to be covered with the exterior resin 3.
The exterior atmosphere of No. 1 is made to be a vacuum, so that the exterior resin 3 is filled up to a fine region inside, and then the exterior resin 3 is cured.
【0023】このように、外部雰囲気を真空とすること
は、内部の微細な領域まで外装樹脂3を迅速に充填でき
るようになることから好ましいが、本発明はこれに限定
されるものではない。As described above, it is preferable to make the external atmosphere a vacuum because the outer resin 3 can be quickly filled even in a fine area inside, but the present invention is not limited to this.
【0024】これら外装樹脂3としては、従来のトラン
スファーモールド成型に使用されるモールド樹脂である
エポキシアクリレート等のエポキシ系樹脂を好適に使用
することができるとともに、基板実装時の半田耐熱に耐
えられる耐熱性を有し、適宜な加熱状態或いは常温にお
いて液体状態を得ることができる樹脂であれば好適に使
用することができる。As the exterior resin 3, an epoxy resin such as epoxy acrylate, which is a molding resin used in conventional transfer molding, can be preferably used, and at the same time, a heat resistance that can withstand soldering heat during mounting on a substrate. Any resin having properties and capable of obtaining a liquid state at an appropriate heating state or room temperature can be suitably used.
【0025】また、本実施例では、前記のように、コン
デンサ素子2が搭載されたリードフレーム11を、磁性
体であり、耐熱性の高いフェライト板19上に載置して
外装樹脂3となる封止樹脂を流し込むようにしており、
このようにすることは、これら平坦板であるフェライト
板19により、封止樹脂の前記リードフレーム11の下
面への流出量を規制でき、外装樹脂のはみ出し部3’の
大きさを低減できることから好ましいが、本実施例はこ
れに限定されるものではなく、これらフェライト板19
に代えて耐熱性フィルムを貼着して外装樹脂3を形成し
たり、或いは金型内部にリードフレーム11を配置して
外装樹脂3を形成するようにしても良い。Further, in the present embodiment, as described above, the lead frame 11 on which the capacitor element 2 is mounted is placed on the ferrite plate 19 which is a magnetic body and has high heat resistance to form the exterior resin 3. I am pouring the sealing resin,
This is preferable because the flat ferrite plate 19 can regulate the outflow amount of the sealing resin to the lower surface of the lead frame 11 and reduce the size of the protruding portion 3 ′ of the exterior resin. However, the present embodiment is not limited to this, and these ferrite plates 19
Instead of this, a heat resistant film may be attached to form the exterior resin 3, or the lead frame 11 may be arranged inside the mold to form the exterior resin 3.
【0026】尚、これらフェライト板19の上面に外装
樹脂3との接着を阻害する離型剤等を塗布すること等は
任意とされる。It should be noted that it is optional to apply a release agent or the like to the upper surface of the ferrite plate 19 to prevent the adhesion with the exterior resin 3.
【0027】前記外装樹脂3が適宜な硬化状態となった
後において、図5(f)に示すように、封止樹脂された
リードフレーム11を前記フェライト板19より剥がし
た後に、前記外装樹脂のはみ出し部3’とリードフレー
ム11とを、該リードフレーム11の下面より弾性研磨
体を用いて研削する。尚、本実施例では該弾性研磨体と
して弾性研磨体の側面外周を前記リードフレーム11の
下面に当接させて研磨しているが、本発明はこれに限定
されるものではなく、これら弾性研磨体として円盤状の
ものを使用し、該盤面を前記リードフレーム11の下面
に当接させて研磨するようにしても良い。After the exterior resin 3 is appropriately cured, as shown in FIG. 5 (f), the lead frame 11 sealed with the sealing resin is peeled off from the ferrite plate 19, and then the exterior resin 3 is removed. The protruding portion 3 ′ and the lead frame 11 are ground from the lower surface of the lead frame 11 using an elastic polishing body. In this embodiment, as the elastic polishing body, the outer periphery of the side surface of the elastic polishing body is brought into contact with the lower surface of the lead frame 11 for polishing, but the present invention is not limited to this. A disk-shaped body may be used, and the disk surface may be brought into contact with the lower surface of the lead frame 11 and polished.
【0028】このように、前記外装樹脂のはみ出し部
3’のみならず、リードフレーム11の下面全体を薄肉
に研削するようにすることは、樹脂封止される以前のリ
ードフレーム11として高強度で反り難く、取り扱い性
に優れた厚肉のリードフレームを使用できるようにな
り、作業性を向上できるとともに、得られるコンデンサ
中に占めるリードフレーム11の体積比率を、リードフ
レーム11の下面全体を薄肉に研削しないものに比較し
て低減できるとともに、より大きな(高さのある)コン
デンサ素子2を搭載することが可能となることから、該
コンデンサに占めるコンデンサ素子2の体積比率をより
高いものとできることから好ましいが、本実施例はこれ
に限定されるものではない。As described above, not only the protruding portion 3'of the exterior resin but also the entire lower surface of the lead frame 11 is thinly ground so that the lead frame 11 before resin sealing has high strength. It becomes possible to use a thick lead frame which is hard to warp and has excellent handleability, which can improve workability, and the volume ratio of the lead frame 11 in the obtained capacitor can be reduced by making the entire lower surface of the lead frame 11 thin. The volume ratio of the capacitor element 2 occupying in the capacitor can be made higher since it can be reduced as compared with the case where it is not ground and a larger (higher) capacitor element 2 can be mounted. Although preferred, this embodiment is not so limited.
【0029】これら研削の後、図5(g)に示すよう
に、リードフレーム11の露出部に半田メッキ14等の
半田との塗れ性を向上できる金属のメッキ加工を実施し
た後、チップ型固体電解コンデンサ1の上面に相当する
該リードフレーム11の露出面とは反対面に、図5
(h)に示すように、ダイシングテープ15を貼着す
る。After these grinding steps, as shown in FIG. 5 (g), the exposed portion of the lead frame 11 is plated with a metal such as solder plating 14 which can improve the wettability with the solder, and then the chip-type solid On the surface opposite to the exposed surface of the lead frame 11 corresponding to the upper surface of the electrolytic capacitor 1,
As shown in (h), the dicing tape 15 is attached.
【0030】このダイシングテープ15の貼着後におい
て、図5(i)に示すように、前記溝部29より、例え
ば回転刃による切断を実施することで、前記溝部29内
に侵入していた外装樹脂3が脱落するとともに、該切断
により発生したリードフレーム11の金属バリが、該溝
部29にて形成される切欠き部7、7’内に収容される
ようになり、これら切断線(切断溝)35を形成した
後、縦方向の切断を実施することで、本発明のチップ型
固体電解コンデンサ1が得られる。After the dicing tape 15 is adhered, as shown in FIG. 5 (i), the exterior resin that has penetrated into the groove portion 29 is cut from the groove portion 29 by, for example, cutting with a rotary blade. When 3 is removed, the metal burr of the lead frame 11 generated by the cutting is housed in the notches 7 and 7'formed by the groove 29, and these cutting lines (cutting grooves) are formed. After forming 35, the chip-type solid electrolytic capacitor 1 of the present invention is obtained by cutting in the vertical direction.
【0031】これら本実施例のように、前記リードフレ
ーム11の陽極端子5と陰極端子6に予め溝部29を形
成しておくことで、前記切欠き部7、7’を形成するた
めの溝加工等を工程中において実施する必要がなく、工
程を簡素化できるばかりか、前記リードフレーム11の
金属バリが、該溝部29にて形成される切欠き部7、
7’内に収容されるようになり、これらバリによる悪影
響を排除できるようになる。As in the present embodiment, by forming the groove portions 29 in the anode terminal 5 and the cathode terminal 6 of the lead frame 11 in advance, groove processing for forming the cutout portions 7 and 7 '. It is not necessary to carry out the above in the process, and not only the process can be simplified but also the metal burr of the lead frame 11 is provided with the notch portion 7 formed in the groove 29
Since it is housed in 7 ', the adverse effect of these burrs can be eliminated.
【0032】以上、本発明を図面に基づいて説明してき
たが、本発明はこれら前記実施例に限定されるものでは
なく、本発明の主旨を逸脱しない範囲での変更や追加が
あっても、本発明に含まれることは言うまでもない。The present invention has been described above with reference to the drawings. However, the present invention is not limited to the above-mentioned embodiments, and even if there are changes and additions within the scope not departing from the gist of the present invention, Needless to say, it is included in the present invention.
【0033】例えば、前記実施例では、集合単位内に1
5個のコンデンサ素子2を内蔵するようにしているが、
本発明はこれに限定されるものではなく、これら集合単
位内に4個、6個や9個のコンデンサ素子2を内蔵する
ようにしても良く、これら素子数は集合単位の形状や大
きさにより適宜に選定すれば良い。For example, in the above embodiment, 1 is set in the set unit.
Although it is designed to incorporate five capacitor elements 2,
The present invention is not limited to this, and it is also possible to incorporate 4, 6, or 9 capacitor elements 2 in these set units, and the number of these elements depends on the shape and size of the set unit. It may be selected appropriately.
【0034】また、前記実施例では、舌部8を用いて前
記陽極導出線4と陽極端子5とを接続しているが、本発
明はこれに限定されるものではなく、これら陽極端子5
を前記陽極導出線4の下端に当接可能な断面視L字状の
形状としたり、該陽極端子5と陽極導出線4との間に枕
状の接続部材を配置して接続するようにしても良く、こ
れら陽極導出線4と陽極端子5との接続方法は適宜に選
択すれば良い。In the above embodiment, the tongue portion 8 is used to connect the anode lead wire 4 and the anode terminal 5, but the present invention is not limited to this, and the anode terminal 5 is not limited to this.
Is formed into an L-shape in cross-section so that it can be brought into contact with the lower end of the anode lead wire 4, or a pillow-shaped connecting member is arranged between the anode terminal 5 and the anode lead wire 4 for connection. The connection method between the anode lead wire 4 and the anode terminal 5 may be appropriately selected.
【0035】[0035]
【発明の効果】本発明は次の効果を奏する。The present invention has the following effects.
【0036】(a)請求項1の発明によれば、従来にお
いて溝加工にて形成していた溝部を、予め前記リードフ
レームに加工しておくことで、溝加工工程を省くことが
でき、工程を簡素化できるばかりか、溝加工工程におい
て生じるバリによる悪影響を解消することもできる。(A) According to the first aspect of the present invention, the groove portion which was conventionally formed by groove processing is previously processed in the lead frame, whereby the groove processing step can be omitted, Not only can it be simplified, but it is also possible to eliminate the adverse effects of burrs that occur in the groove processing process.
【0037】(b)請求項2の発明によれば、従来にお
いて溝加工にて形成していた溝部を、予め前記リードフ
レームに加工しておくことで、溝加工工程を省くことが
でき、工程を簡素化できるばかりか、溝加工工程におい
て生じるバリによる悪影響を解消することもできる。(B) According to the invention of claim 2, the groove portion which was conventionally formed by groove processing is previously processed in the lead frame, so that the groove processing step can be omitted, Not only can it be simplified, but it is also possible to eliminate the adverse effects of burrs that occur in the groove processing process.
【図1】本発明の実施例におけるチップ型固体電解コン
デンサの構造を示す斜視図である。FIG. 1 is a perspective view showing a structure of a chip type solid electrolytic capacitor in an example of the present invention.
【図2】本発明の実施例におけるチップ型固体電解コン
デンサを示す断面図である。FIG. 2 is a cross-sectional view showing a chip type solid electrolytic capacitor in an example of the present invention.
【図3】本発明の本実施例にて用いたリードフレームの
形状を示す図である。FIG. 3 is a diagram showing a shape of a lead frame used in this embodiment of the present invention.
【図4】本発明のチップ型固体電解コンデンサの製造工
程を示す図である。FIG. 4 is a diagram showing a manufacturing process of the chip-type solid electrolytic capacitor of the present invention.
【図5】本発明のチップ型固体電解コンデンサの製造工
程を示す図である。FIG. 5 is a diagram showing a manufacturing process of the chip type solid electrolytic capacitor of the present invention.
1 チップ型固体電解コンデンサ 2 コンデンサ素子 3 外装樹脂 3’ 外装樹脂(はみ出し部) 4 陽極導出線 5 陽極端子 6 陰極端子 7 切欠き部(陽極) 7’ 切欠き部(陰極) 8 舌部 9 絶縁樹脂 10 導電性接着剤 11 リードフレーム 12 弾性研磨体 13 凹部 14 半田メッキ 15 ダイシングテープ 19 フェライト板(平坦板) 30 貫通孔 31 貫通孔 32 切断用ガイド孔 34 切断線(溝) 35 切断線(溝) 1 chip type solid electrolytic capacitor 2 Capacitor element 3 Exterior resin 3'Exterior resin (protruding part) 4 Anode lead wire 5 Anode terminal 6 cathode terminal 7 Notch (anode) 7'Notch (cathode) 8 tongue 9 Insulating resin 10 Conductive adhesive 11 lead frame 12 Elastic polishing body 13 recess 14 Solder plating 15 dicing tape 19 Ferrite plate (flat plate) 30 through holes 31 through hole 32 Cutting guide hole 34 Cutting line (groove) 35 Cutting line (groove)
Claims (2)
属から成る陽極体の表面に誘電体酸化皮膜と電解質層と
陰極層とを順次積層形成して、その外周が前記陰極層と
されたコンデンサ素子を、前記コンデンサ素子の陽極導
出線に接続される陽極端子並びに前記コンデンサ素子の
陰極層に接続される陰極端子とを具備する繰返し単位を
複数有するリードフレームに搭載し、該リードフレーム
に搭載された前記コンデンサ素子と前記陽極端子並びに
陰極端子とを、各極端子の一部が露出するように外装樹
脂にて被覆するとともに、該外装樹脂にて被覆された前
記コンデンサ素子を内在する前記リードフレームの繰返
し単位を所定の形状に切断して得られるチップ型固体電
解コンデンサであって、前記リードフレームには、前記
切断により前記陽極端子並びに陰極端子の端辺角部とな
る部分を切欠き状とするための溝部が設けられているこ
とを特徴とするチップ型固体電解コンデンサ。1. A capacitor having an anode lead wire and a dielectric oxide film, an electrolyte layer, and a cathode layer, which are sequentially laminated on the surface of an anode body made of a valve metal, the outer periphery of which serves as the cathode layer. The element is mounted on a lead frame having a plurality of repeating units each having an anode terminal connected to the anode lead wire of the capacitor element and a cathode terminal connected to the cathode layer of the capacitor element, and mounted on the lead frame. The capacitor element, the anode terminal, and the cathode terminal are coated with an exterior resin so that a part of each electrode terminal is exposed, and the lead frame in which the capacitor element coated with the exterior resin is contained. Is a chip-type solid electrolytic capacitor obtained by cutting the repeating unit of the above into a predetermined shape. A chip-type solid electrolytic capacitor, characterized in that a groove portion is provided for forming a notch-like portion at the end side corner portion of the terminal and the cathode terminal.
属から成る陽極体の表面に誘電体酸化皮膜と電解質層と
陰極層とを順次積層形成して、その外周が前記陰極層と
されたコンデンサ素子を、前記コンデンサ素子の陽極導
出線に接続される陽極端子並びに前記コンデンサ素子の
陰極層に接続される陰極端子とを具備する繰返し単位を
複数有するリードフレームに搭載する搭載工程と、該リ
ードフレームに搭載された前記コンデンサ素子と前記陽
極端子並びに陰極端子とを、各極端子の一部が露出する
ように外装樹脂にて被覆する被覆工程と、前記外装樹脂
にて被覆された前記コンデンサ素子を内在する前記リー
ドフレームの繰返し単位を所定の形状に切断する切断工
程と、を含むチップ型固体電解コンデンサの製造方法で
あって、前記リードフレームには、前記切断工程におけ
る切断により前記陽極端子並びに陰極端子の端辺角部と
なる部分を切欠き状とするための溝部が設けられている
ことを特徴とするチップ型固体電解コンデンサの製造方
法。2. A capacitor having an anode lead wire and a dielectric oxide film, an electrolyte layer and a cathode layer which are sequentially laminated on the surface of an anode body made of a valve metal, and the outer periphery of which is the cathode layer. A mounting step of mounting an element on a lead frame having a plurality of repeating units each including an anode terminal connected to an anode lead wire of the capacitor element and a cathode terminal connected to a cathode layer of the capacitor element, and the lead frame. A coating step of coating the capacitor element and the anode terminal and the cathode terminal mounted on a casing with an exterior resin so that a part of each electrode terminal is exposed; and the capacitor element coated with the exterior resin. A method for manufacturing a chip-type solid electrolytic capacitor, comprising: a cutting step of cutting an internal repeating unit of the lead frame into a predetermined shape. Manufacturing of a chip-type solid electrolytic capacitor, characterized in that the frame is provided with a groove portion for cutting out portions of the anode terminal and the cathode terminal, which are corners of the side edges, by cutting in the cutting step. Method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001396839A JP2003197486A (en) | 2001-12-27 | 2001-12-27 | Chip solid electrolytic capacitor and manufacturing method therefor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001396839A JP2003197486A (en) | 2001-12-27 | 2001-12-27 | Chip solid electrolytic capacitor and manufacturing method therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2003197486A true JP2003197486A (en) | 2003-07-11 |
Family
ID=27602800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001396839A Pending JP2003197486A (en) | 2001-12-27 | 2001-12-27 | Chip solid electrolytic capacitor and manufacturing method therefor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003197486A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007234749A (en) * | 2006-02-28 | 2007-09-13 | Nichicon Corp | Manufacturing method of chip-shape solid electrolytic capacitor |
JP2012015384A (en) * | 2010-07-02 | 2012-01-19 | Nec Tokin Corp | Electronic device and lower-surface electrode solid electrolytic capacitor and method of manufacturing the same |
US11315738B2 (en) | 2019-12-12 | 2022-04-26 | Samsung Electro-Mechanics Co., Ltd. | Tantalum capacitor and manufacturing method thereof |
-
2001
- 2001-12-27 JP JP2001396839A patent/JP2003197486A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007234749A (en) * | 2006-02-28 | 2007-09-13 | Nichicon Corp | Manufacturing method of chip-shape solid electrolytic capacitor |
JP2012015384A (en) * | 2010-07-02 | 2012-01-19 | Nec Tokin Corp | Electronic device and lower-surface electrode solid electrolytic capacitor and method of manufacturing the same |
US11315738B2 (en) | 2019-12-12 | 2022-04-26 | Samsung Electro-Mechanics Co., Ltd. | Tantalum capacitor and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7010838B2 (en) | Thin surface mounted type solid electrolytic capacitor | |
US9263193B2 (en) | Solid electrolytic capacitor and method for manufacturing the same | |
TWI412048B (en) | Solid electrolytic capacitor and its manufacturing method | |
JP4392960B2 (en) | Method for manufacturing tantalum electrolytic capacitor | |
JP2001244145A (en) | Solid electrolytic capacitor | |
JP2003197485A (en) | Chip solid electrolytic capacitor and manufacturing method therefor | |
GB2053568A (en) | A chip type electronic component | |
JP2003197486A (en) | Chip solid electrolytic capacitor and manufacturing method therefor | |
JP2002299165A (en) | Chip-type solid electrolytic capacitor | |
JP2003197484A (en) | Chip solid electrolytic capacitor and manufacturing method therefor | |
JP2003283086A (en) | Wiring board, manufacturing method of the wiring board and electronic component using the wiring board | |
JP2002110461A (en) | Solid-state electrolytic chip capacitor | |
JP2003100555A (en) | Chip solid electrolytic capacitor and its manufacturing method | |
JP4517507B2 (en) | Manufacturing method of chip-type solid electrolytic capacitor | |
JP4104803B2 (en) | Manufacturing method for solid electrolytic capacitors | |
JP2001358038A (en) | Method of manufacturing tantalum electrolytic capacitor | |
JP2005142364A (en) | Solid electrolytic capacitor | |
JP4307184B2 (en) | Ceramic container and tantalum electrolytic capacitor using the same | |
JP2002175939A (en) | Method of manufacturing chip-type solid electrolytic capacitor | |
JP2002170742A (en) | Chip-type solid electrolytic capacitor | |
JPH04276613A (en) | Fabrication of solid electrolytic capacitor | |
JP3881486B2 (en) | Solid electrolytic capacitor | |
JP2001244146A (en) | Solid electrolytic capacitor | |
JP2001167985A (en) | Solid electrolytic capacitor | |
JP2002175941A (en) | Method for manufacturing chip-type solid-state electrolytic capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041224 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070423 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070508 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070709 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070904 |