JP2003110202A - Card-type electronic equipment - Google Patents
Card-type electronic equipmentInfo
- Publication number
- JP2003110202A JP2003110202A JP2001304017A JP2001304017A JP2003110202A JP 2003110202 A JP2003110202 A JP 2003110202A JP 2001304017 A JP2001304017 A JP 2001304017A JP 2001304017 A JP2001304017 A JP 2001304017A JP 2003110202 A JP2003110202 A JP 2003110202A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- card
- substrate
- type electronic
- electronic device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Landscapes
- Structure Of Printed Boards (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、両面印刷回路基板
を用いて構成されるカード型電子機器に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a card type electronic device constructed by using a double-sided printed circuit board.
【0002】[0002]
【従来の技術】小型メモリカード等のカード型機器に於
いて、更に小型化を図ろうとすると、カードの厚みを限
界まで薄くする必要がある。しかしカードの厚み薄くし
た場合、折れ曲がり強度に対する耐性上の問題が生じ、
特に、カードの主要部をなすプリント基板(印刷回路基
板)を限界まで薄くした場合は、リフロー等の加熱処理
工程に於いて基板に反りが生じ、この反りに起因して、
パッド部分等の半田付不良、更には外形寸法不良等によ
る歩留上の問題が生じる。2. Description of the Related Art In a card type device such as a small memory card, if the size of the card is further reduced, it is necessary to reduce the thickness of the card to the limit. However, when the thickness of the card is reduced, there is a problem of resistance to bending strength,
In particular, when the printed circuit board (printed circuit board), which is the main part of the card, is made as thin as possible, the board warps during the heat treatment process such as reflow, and due to this warp,
There is a problem in yield due to defective soldering of pads and the like, and further defective external dimensions.
【0003】[0003]
【発明が解決しようとする課題】上述したように、従来
では、カード型電子機器のより小型化を図るため、カー
ドの主要部をなすプリント基板を極薄とした場合、リフ
ロー等の熱処理工程に於いて基板に反りが生じ、この反
りに起因して、パッド部分等の半田付不良、更には外形
寸法不良等の不都合を招くという問題があった。As described above, in order to further miniaturize the card type electronic equipment, when the printed circuit board which is the main part of the card is made extremely thin, the heat treatment process such as reflow is conventionally performed. There is a problem in that a warp occurs in the substrate, and this warp causes inconveniences such as defective soldering of the pad portion and the like, and further defective external dimensions.
【0004】本発明は上記実情に鑑みなされたもので、
プリント基板を極薄形状とした場合の基板の反りを防止
するとともに、折れ曲がり強度に対する耐性の向上を図
ったカード型電子機器を提供することを目的とする。The present invention has been made in view of the above circumstances.
An object of the present invention is to provide a card-type electronic device that prevents warping of a printed circuit board when the printed circuit board has an extremely thin shape and improves resistance to bending strength.
【0005】更に、本発明は、別部品を用いることな
く、簡単かつ安価な構成で、プリント基板を極薄形状と
した場合の基板の反りを防止できるとともに、折れ曲が
り強度に対する耐性の向上を図ることのできるカード型
電子機器を提供することを目的とする。Further, according to the present invention, it is possible to prevent the warp of the printed circuit board when the printed circuit board has an extremely thin shape and to improve the resistance against bending strength by using a simple and inexpensive structure without using a separate component. It is an object of the present invention to provide a card-type electronic device that can be used.
【0006】[0006]
【課題を解決するための手段】本発明は、両面印刷回路
基板を用いて構成されるカード型電子機器に於いて、基
板両面のパターン実装面積を略一致させ、リフロー等の
熱処理工程に於ける熱変形の条件を均等化して基板の反
りを防止することを特徴とする。According to the present invention, in a card-type electronic device constituted by using a double-sided printed circuit board, pattern mounting areas on both sides of the board are made substantially equal to each other in a heat treatment process such as reflow. It is characterized in that the conditions of thermal deformation are equalized to prevent the substrate from warping.
【0007】また、本発明は、両面印刷回路基板を用い
て構成されるカード型電子機器に於いて、基板のデッド
スペースにダミーパターンを施し、基板両面のパターン
実装面積を略一致させることによって、熱変形の条件を
均等化し基板の反りを防止するとともに、折れ曲がり強
度に対する耐性の向上を図ったことを特徴とする。Further, according to the present invention, in a card-type electronic device constructed by using a double-sided printed circuit board, a dummy pattern is formed in a dead space of the board, and the pattern mounting areas on both surfaces of the board are substantially matched. It is characterized in that the conditions of thermal deformation are equalized to prevent the warp of the substrate and that the resistance against bending strength is improved.
【0008】また、本発明は、両面印刷回路基板を用い
て構成されるカード型電子機器に於いて、前記基板の少
なくともいずれか一方の面の特定回路部品実装エリア内
に銅パターンを配設して、基板面に於ける特定回路部品
実装部分の強度を補強したことを特徴とする。Further, according to the present invention, in a card type electronic device constructed by using a double-sided printed circuit board, a copper pattern is arranged in a specific circuit component mounting area on at least one surface of the board. In addition, the strength of the specific circuit component mounting portion on the board surface is reinforced.
【0009】また、本発明は、両面印刷回路基板を用い
て構成されるカード型電子機器に於いて、前記基板の少
なくともいずれか一方の面の特定回路部品実装エリア内
に銅パターンを配設して、基板両面のパターン実装面積
を略一致させることにより、基板面に於ける特定回路部
品実装部分の強度を補強し、折れ曲がり強度に対する耐
性の向上を図るとともに、熱変形の条件を均等化して基
板の反りを防止したことを特徴とする。Further, according to the present invention, in a card type electronic device constructed by using a double-sided printed circuit board, a copper pattern is arranged in a specific circuit component mounting area on at least one surface of the board. By substantially matching the pattern mounting areas on both sides of the board, the strength of the specific circuit component mounting part on the board surface is reinforced, the resistance to bending strength is improved, and the conditions of thermal deformation are equalized. It is characterized by preventing the warp of.
【0010】[0010]
【発明の実施の形態】以下、図面を参照して本発明の実
施形態を説明する。BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of the present invention will be described below with reference to the drawings.
【0011】図1乃至図3は本発明をSD(Secure Dig
ital)カードに適用した際の第1実施形態を示したもの
で、図中、10はカードケース、20は極薄両面印刷回
路基板(以下単に基板と称す)である。カードケース1
0は扁平矩形状をなす合成樹脂材料により構成される。
基板20の一方の面20Aには、図1(c)、および図
2に示すように、一辺に複数のコンタクト端子TP、…
が配設され、このコンタクト端子TP、…を露出させ
て、上記基板20の一方の面20A上に、例えば紫外線
硬化性樹脂等による保護膜(レジスト)30で扁平状に
コーティングされ、カード面を形成している。また、基
板20の他方の面20Bには、図3に示すように、回路
部品の実装パターン並びに所定の回路パターンが配設さ
れ、回路部品の実装パターンに図示しない回路部品がリ
フローにより半田実装される。この基板20の他方の面
20Bは図1(a)に示す扁平状のカードケース10に
よって図1(b)に示すように全面が覆われて内部の回
路部品が保護される。1 to 3 show the present invention in SD (Secure Dig
It shows a first embodiment when applied to an ital card, in which 10 is a card case and 20 is an ultrathin double-sided printed circuit board (hereinafter simply referred to as a board). Card case 1
0 is made of a synthetic resin material having a flat rectangular shape.
On one surface 20A of the substrate 20, as shown in FIGS. 1C and 2, a plurality of contact terminals TP, ...
, The contact terminals TP, ... Are exposed, and one surface 20A of the substrate 20 is flatly coated with a protective film (resist) 30 made of, for example, an ultraviolet curable resin to cover the card surface. Is forming. Further, as shown in FIG. 3, a mounting pattern of circuit components and a predetermined circuit pattern are arranged on the other surface 20B of the substrate 20, and a circuit component (not shown) is solder-mounted by reflow on the mounting pattern of the circuit component. It The other surface 20B of the substrate 20 is entirely covered with the flat card case 10 shown in FIG. 1A as shown in FIG. 1B to protect the internal circuit components.
【0012】ここで、上記基板の一方の面20A上は、
板面の殆どが回路上接地電位となるグランドパターンG
Pによって被われている。尚、図中のPaは信号路とな
る回路パターン、THはスルーホールである。Here, on one surface 20A of the substrate,
Ground pattern G where most of the board surface is ground potential on the circuit
Covered by P. In the figure, Pa is a circuit pattern serving as a signal path, and TH is a through hole.
【0013】また、上記基板の一方の面20A上には、
回路部品の実装パターン並びに信号路となる回路パター
ンPb,Pb,…が配設された部分を除いて多くのデッ
ドスペース(図中のDP部分参照)が存在する。Further, on one surface 20A of the substrate,
There are many dead spaces (refer to the DP portion in the figure) except for the portions where the mounting patterns of the circuit components and the circuit patterns Pb, Pb, ... Which serve as signal paths are arranged.
【0014】このように、極薄の基板の一方の面20A
と他方の面20Bとで、パターンの実装面積が大きく異
なる場合は、リフロー等の熱処理工程に於いて、基板に
反りか生じる。上記の例では、グランドパターンGPに
被われた基板の一方の面20Aが伸び、デッドスペース
が多い他方の面20Bが縮む反りが生じる。Thus, one surface 20A of the ultrathin substrate
When the mounting area of the pattern on the other surface 20B is significantly different from that on the other surface 20B, the substrate is warped in a heat treatment process such as reflow. In the above example, one surface 20A of the substrate covered by the ground pattern GP extends, and the other surface 20B having a large dead space contracts to cause warpage.
【0015】そこで、本発明に於いては、基板20の他
方の面20Bに、信号路となる回路パターンPa,P
a,…を避けて新規パターンが形成可能なデッドスペー
スのそれぞれに、図3に示すように、ダミーパターンD
P,DP,…を配設し、更には一部の許容される信号路
となる回路パターンを幅広にして、基板20の他方の面
20Bのパターン実装面積を、図2に示す基板の一方の
面20Aのパターン実装面積とほぼ等しくする。更に、
回路上の電気的な安定化を図るため、上記各ダミーパタ
ーンDP,DP,…をそれぞれスルーホールTH,T
H,…を介し基板の一方の面20Aに配設されたグラン
ドパターンGPに回路接続して、上記各ダミーパターン
DP,DP,…をグランド(GND)レベルに固定す
る。Therefore, in the present invention, the circuit patterns Pa and P serving as signal paths are formed on the other surface 20B of the substrate 20.
As shown in FIG. 3, a dummy pattern D is formed in each of the dead spaces where a new pattern can be formed while avoiding a.
P, DP, ... Are arranged, and further, a part of the circuit pattern serving as a permissible signal path is widened, and the pattern mounting area of the other surface 20B of the substrate 20 is set to one of the substrates shown in FIG. The pattern mounting area of the surface 20A is made substantially equal. Furthermore,
In order to electrically stabilize the circuit, the dummy patterns DP, DP, ... Are provided through holes TH, T, respectively.
The dummy patterns DP, DP, ... Are fixed to the ground (GND) level by circuit connection to the ground pattern GP arranged on one surface 20A of the substrate via H ,.
【0016】このように、基板20の一方の面20Aと
他方の面20Bとで、パターン実装面積を略一致させる
ことで、極薄基板20の反りを規定範囲内にとどめるこ
とができる。As described above, the warp of the ultrathin substrate 20 can be kept within a specified range by making the pattern mounting areas of the one surface 20A and the other surface 20B of the substrate 20 substantially the same.
【0017】図4は本発明の他の実施形態を示すもの
で、ここでは、上記図2に示す基板20の一方の面20
Aに対して、他方の面の回路部品実装エリア21,22
に、信号路となる回路パターンを避けて大きな島(ラン
ド)状の銅箔パターンLP,LPを配設し、この銅箔パ
ターンLP,LPによって、集積回路部品等が実装され
る回路部品実装エリア21,22を補強して、基板の外
部応力による撓み、反り等から回路部品実装エリア2
1,22および其処に実装される集積回路部品等を保護
する。更に、上記銅箔パターンLP,LPを含めて基板
20の両面のパターン実装面積を略一致させることで、
極薄基板20の反りを規定範囲内にとどめることができ
る。この銅箔パターンLP,LPは、図示しないスルー
ホールを介してグランドレベルに固定することで実装回
路部品に対してシールド効果を期待でき、または、放熱
用の熱伝導体として利用することも可能であり、また
は、電源回路パターン等として利用することも可能であ
る。FIG. 4 shows another embodiment of the present invention. Here, one surface 20 of the substrate 20 shown in FIG.
Circuit component mounting areas 21 and 22 on the other surface with respect to A
, Large island-shaped copper foil patterns LP, LP are arranged avoiding the circuit pattern serving as a signal path, and the circuit component mounting area in which integrated circuit components etc. are mounted by the copper foil patterns LP, LP. 21 and 22 are reinforced so that the circuit component mounting area 2 can be prevented from bending and warping due to external stress of the board.
1, 22 and the integrated circuit components and the like mounted therein are protected. Further, by substantially matching the pattern mounting areas on both surfaces of the substrate 20 including the copper foil patterns LP, LP,
The warp of the ultrathin substrate 20 can be kept within a specified range. By fixing the copper foil patterns LP, LP to the ground level via a through hole (not shown), a shielding effect can be expected for a mounted circuit component, or it can be used as a heat conductor for heat dissipation. Alternatively, it can be used as a power supply circuit pattern or the like.
【0018】尚、上記した各実施形態では、基板20の
一方面のみをカードケースで覆い、他方面を保護膜30
でコーティングし露出したカード構造を例に示し、他の
実施形態では、2箇所の回路部品実装エリア21,22
を対象に銅箔パターンLP,LPを配設した例を示した
が、例えば基板の両面をカードケースで覆った構造、3
箇所以上の回路部品実装エリアを対象に各エリアに銅箔
パターンを配設した構成等、種々のカード構造、パター
ン構成に於いて本発明を適用することができる。In each of the above embodiments, only one surface of the substrate 20 is covered with the card case and the other surface is covered with the protective film 30.
An example of a card structure that is exposed by coating with the above is shown as an example. In another embodiment, two circuit component mounting areas 21 and 22 are provided.
Although an example in which the copper foil patterns LP, LP are arranged is shown as a target, for example, a structure in which both sides of the substrate are covered with a card case, 3
The present invention can be applied to various card structures and pattern configurations, such as a configuration in which a copper foil pattern is provided in each area targeting circuit component mounting areas at more than one place.
【0019】[0019]
【発明の効果】以上詳記したように本発明によれば、カ
ード型電子機器に於いて、別部品を用いることなく、簡
単かつ安価な構成で、プリント基板を極薄形状とした場
合の基板の反りを防止できるとともに、折れ曲がり強度
に対する耐性の向上を図ることができる。As described above in detail, according to the present invention, in a card type electronic device, a printed circuit board having an extremely thin shape with a simple and inexpensive structure without using separate parts is provided. The warp can be prevented, and the resistance to bending strength can be improved.
【図1】本発明の実施形態に於けるカード型電子機器の
構成を示す図。FIG. 1 is a diagram showing a configuration of a card-type electronic device according to an embodiment of the present invention.
【図2】上記実施形態に於ける基板の一方の面のパター
ン構成例を示す図。FIG. 2 is a diagram showing a pattern configuration example of one surface of a substrate in the above embodiment.
【図3】上記実施形態に於ける基板の他方の面のパター
ン構成例を示す図。FIG. 3 is a diagram showing a pattern configuration example of the other surface of the substrate in the above embodiment.
【図4】本発明の他の実施形態に於ける基板の他方の面
のパターン構成例を示す図。FIG. 4 is a diagram showing a pattern configuration example of the other surface of the substrate according to another embodiment of the present invention.
10…カードケース 20…基板(極薄両面印刷回路基板) 20A…基板の一方の面 20B…基板20の他方の面 21,22…回路部品実装エリア 30…保護膜 DP…ダミーパターン TP…コンタクト端子 TH…スルーホール GP…グランドパターン Pa,Pb…信号路となる回路パターン LP…銅箔パターン 10 ... Card case 20 ... Board (ultra-thin double-sided printed circuit board) 20A ... One side of substrate 20B ... The other surface of the substrate 20 21, 22 ... Circuit component mounting area 30 ... Protective film DP ... dummy pattern TP ... Contact terminal TH ... through hole GP ... Grand pattern Pa, Pb ... Circuit pattern serving as signal path LP ... Copper foil pattern
Claims (10)
ード型電子機器に於いて、前記基板両面のパターン実装
面積を略一致させたことを特徴とするカード型電子機
器。1. A card-type electronic device configured by using a double-sided printed circuit board, characterized in that pattern mounting areas on both surfaces of the substrate are substantially the same.
た請求項1記載のカード型電子機器。2. The card type electronic device according to claim 1, wherein the same material is used for the patterns on both surfaces of the substrate.
ターンを施し、前記基板両面のパターン実装面積を略一
致させたことを特徴とする請求項1記載のカード型電子
機器。3. The card type electronic device according to claim 1, wherein at least one surface of the substrate is provided with a dummy pattern so that the pattern mounting areas on both surfaces of the substrate are substantially the same.
ーンを施し、前記基板両面のパターン実装面積を略一致
させたことを特徴とするた請求項1記載のカード型電子
機器。4. The card-type electronic device according to claim 1, wherein a dummy pattern is formed in a dead space of the substrate, and pattern mounting areas on both surfaces of the substrate are substantially matched.
る面に配設されたグランドパターンに回路接続される請
求項3または4記載のカード型電子機器。5. The card-type electronic device according to claim 3, wherein the dummy pattern is circuit-connected to a ground pattern arranged on opposite surfaces of the substrate.
ード型電子機器に於いて、前記基板の少なくともいずれ
か一方の面の特定回路部品実装エリア内に銅パターンを
配設したことを特徴とする小型カード型電子機器。6. A card-type electronic device configured by using a double-sided printed circuit board, wherein a copper pattern is provided in a specific circuit component mounting area on at least one surface of the board. A small card-type electronic device that does.
パターン実装面積を略一致させたことを特徴とする請求
項6記載の小型カード型電子機器。7. The small card type electronic device according to claim 6, wherein pattern mounting areas on both surfaces of the substrate are made substantially equal by the copper pattern.
面に配設されたグランドパターンに回路接続される請求
項6記載のカード型電子機器。8. The card-type electronic device according to claim 6, wherein the copper pattern is circuit-connected to a ground pattern arranged on opposite surfaces of the substrate.
およびグランドパターンが配設され、他方面に回路部品
実装パターンおよび回路配線パターンが配設されて、前
記基板が前記外部接続端子を除き電気的絶縁部材により
覆われ保護される請求項1または6記載のカード型電子
機器。9. A plurality of external connection terminals and a ground pattern are disposed on one surface of the substrate, and a circuit component mounting pattern and a circuit wiring pattern are disposed on the other surface of the substrate, the substrate excluding the external connection terminals. 7. The card type electronic device according to claim 1, which is covered and protected by an electrically insulating member.
カード型電子機器に於いて、前記基板のパターン実装面
積が少ない面のデッドスペースにダミーパターンを配設
して、前記基板両面のパターン実装面積を略一致させた
ことを特徴とするカード型電子機器の反り防止方法。10. In a card-type electronic device configured by using a double-sided printed circuit board, a dummy pattern is arranged in a dead space of a surface of the board where the pattern mounting area is small, and pattern mounting on both surfaces of the board is performed. A method for preventing warpage of a card-type electronic device, which is characterized in that areas are substantially the same.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001304017A JP2003110202A (en) | 2001-09-28 | 2001-09-28 | Card-type electronic equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001304017A JP2003110202A (en) | 2001-09-28 | 2001-09-28 | Card-type electronic equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2003110202A true JP2003110202A (en) | 2003-04-11 |
Family
ID=19124006
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001304017A Abandoned JP2003110202A (en) | 2001-09-28 | 2001-09-28 | Card-type electronic equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003110202A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008177402A (en) * | 2007-01-19 | 2008-07-31 | Sharp Corp | Flexible board and semiconductor device |
JP2009158748A (en) * | 2007-12-27 | 2009-07-16 | Toshiba Matsushita Display Technology Co Ltd | Double-sided flexible printed circuit board |
JP2015003249A (en) * | 2014-09-24 | 2015-01-08 | 株式会社大都技研 | Game machine |
US9286951B2 (en) | 2012-04-30 | 2016-03-15 | Kabushiki Kaisha Toshiba | Memory card and SD card |
-
2001
- 2001-09-28 JP JP2001304017A patent/JP2003110202A/en not_active Abandoned
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008177402A (en) * | 2007-01-19 | 2008-07-31 | Sharp Corp | Flexible board and semiconductor device |
JP2009158748A (en) * | 2007-12-27 | 2009-07-16 | Toshiba Matsushita Display Technology Co Ltd | Double-sided flexible printed circuit board |
US9286951B2 (en) | 2012-04-30 | 2016-03-15 | Kabushiki Kaisha Toshiba | Memory card and SD card |
JP2015003249A (en) * | 2014-09-24 | 2015-01-08 | 株式会社大都技研 | Game machine |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9148958B2 (en) | Circuit board and electronic device | |
US5459639A (en) | Printed circuit board assembly having high heat radiation property | |
US20070035021A1 (en) | Printed circuit board and electronic apparatus including printed circuit board | |
JPH08330473A (en) | Printed circuit board with installation groove of solder ball and ball grid array package using it | |
JP2007243194A (en) | Printed circuit board having metal core | |
JP2003332743A (en) | Rigid flexible substrate | |
CN113453520A (en) | Shielding case | |
JP2001119107A (en) | Printed wiring board | |
KR20190099712A (en) | Printed Circuit Board and Electronic Device having the same | |
JP2003110202A (en) | Card-type electronic equipment | |
JP5092354B2 (en) | Double-sided printed wiring board, electronic device, and method for manufacturing double-sided printed wiring board | |
JP3012184B2 (en) | Mounting device | |
US20110155450A1 (en) | Printed circuit board and electronic apparatus | |
JP2002208657A (en) | Semiconductor device and board for mounting the same | |
JP2000077798A (en) | Printed wiring board, semiconductor device and liquid crystal display device provided therewith | |
JPH11330640A (en) | Printed wiring board | |
JP2007036086A (en) | Semiconductor device and liquid crystal module | |
JP3232723B2 (en) | Electronic circuit device and method of manufacturing the same | |
KR20070062079A (en) | Printed circuit board having align mark and manufacturing method thereof | |
JP2007109933A (en) | Printed wiring board and mounting method of semiconductor using it | |
JP2005033025A (en) | Wiring board and manufacturing method thereof, semiconductor device, electronic module, and electronic apparatus | |
WO2021070569A1 (en) | Electronic device | |
JPH10215048A (en) | Printed wiring board and mounting structure of printed wiring board | |
JP5437670B2 (en) | Electronic circuit unit | |
JPH0548231A (en) | Packaging structure of printed-circuit board with different density |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040825 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060725 |
|
A762 | Written abandonment of application |
Free format text: JAPANESE INTERMEDIATE CODE: A762 Effective date: 20060925 |