JP2003108388A5 - - Google Patents

Download PDF

Info

Publication number
JP2003108388A5
JP2003108388A5 JP2002219499A JP2002219499A JP2003108388A5 JP 2003108388 A5 JP2003108388 A5 JP 2003108388A5 JP 2002219499 A JP2002219499 A JP 2002219499A JP 2002219499 A JP2002219499 A JP 2002219499A JP 2003108388 A5 JP2003108388 A5 JP 2003108388A5
Authority
JP
Japan
Prior art keywords
instructions
computer
code
dynamically
computer program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002219499A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003108388A (ja
Filing date
Publication date
Priority claimed from US09/924,260 external-priority patent/US20030033593A1/en
Application filed filed Critical
Publication of JP2003108388A publication Critical patent/JP2003108388A/ja
Publication of JP2003108388A5 publication Critical patent/JP2003108388A5/ja
Withdrawn legal-status Critical Current

Links

JP2002219499A 2001-08-08 2002-07-29 アプリケーション・バイナリ又はシステム・バイナリを明示的又は透過的に実行するためのダイナミック・エグゼキューション・レイヤ・インターフェイス Withdrawn JP2003108388A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/924,260 2001-08-08
US09/924,260 US20030033593A1 (en) 2001-08-08 2001-08-08 Dynamic execution layer interface for explicitly or transparently executing application or system binaries

Publications (2)

Publication Number Publication Date
JP2003108388A JP2003108388A (ja) 2003-04-11
JP2003108388A5 true JP2003108388A5 (https=) 2005-10-27

Family

ID=25449964

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002219499A Withdrawn JP2003108388A (ja) 2001-08-08 2002-07-29 アプリケーション・バイナリ又はシステム・バイナリを明示的又は透過的に実行するためのダイナミック・エグゼキューション・レイヤ・インターフェイス

Country Status (3)

Country Link
US (1) US20030033593A1 (https=)
EP (1) EP1283465A3 (https=)
JP (1) JP2003108388A (https=)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6753885B2 (en) 2000-04-06 2004-06-22 Microsoft Corporation System and theme file format for creating visual styles
US20010048448A1 (en) 2000-04-06 2001-12-06 Raiz Gregory L. Focus state themeing
US7587515B2 (en) * 2001-12-19 2009-09-08 International Business Machines Corporation Method and system for restrictive caching of user-specific fragments limited to a fragment cache closest to a user
US7251811B2 (en) * 2002-01-02 2007-07-31 Intel Corporation Controlling compatibility levels of binary translations between instruction set architectures
US7103723B2 (en) * 2003-02-25 2006-09-05 Intel Corporation Priority-based code cache management
US7721254B2 (en) 2003-10-24 2010-05-18 Microsoft Corporation Programming interface for a computer platform
US7735136B2 (en) * 2005-04-18 2010-06-08 Vmware, Inc. 0-touch and 1-touch techniques for improving the availability of computer programs under protection without compromising security
EP1891520B1 (en) 2005-06-07 2017-09-13 VMware, Inc. Constraint injection system for immunizing software programs against vulnerabilities and attacks
US20070101261A1 (en) * 2005-10-14 2007-05-03 International Business Machines Corporation System and method for dynamic model-driven transformations
US8677329B2 (en) 2009-06-03 2014-03-18 Apple Inc. Methods and apparatuses for a compiler server
US9117071B2 (en) * 2009-06-03 2015-08-25 Apple Inc. Methods and apparatuses for secure compilation
EP2605134B1 (en) * 2009-07-14 2015-09-23 Unisys Corporation Systems, methods, and computer programs for dynamic binary translation in an interpreter
CN102508697B (zh) * 2011-11-25 2014-10-08 武汉钢铁(集团)公司 一种Java实现8位嵌入式CPU仿真运行环境的方法
WO2013101224A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Platform independent isa emulator as middleware
EP2817720B1 (en) * 2012-02-21 2018-04-04 Applied Materials, Inc. Enhanced re-hosting capability for legacy hardware and software
KR101739532B1 (ko) * 2012-02-21 2017-06-08 어플라이드 머티어리얼스, 인코포레이티드 레거시 하드웨어 및 소프트웨어를 위한 향상된 리­호스팅 능력
US9235517B2 (en) 2013-08-12 2016-01-12 Globalfoundries Inc. Implementing dynamic cache enabling and disabling based upon workload
CA3016684C (en) 2016-03-11 2024-05-28 Lzlabs Gmbh Load module compiler
RU2659742C1 (ru) 2017-08-17 2018-07-03 Акционерное общество "Лаборатория Касперского" Способ эмуляции исполнения файлов, содержащих инструкции, отличные от машинных
US11989569B2 (en) * 2018-04-11 2024-05-21 NanoVMs, Inc. Unikernel provisioning
US11243766B2 (en) * 2019-09-25 2022-02-08 Intel Corporation Flexible instruction set disabling
US12271718B2 (en) * 2020-06-22 2025-04-08 Apple Inc. Systems and methods for performing binary translation

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802373A (en) * 1996-01-29 1998-09-01 Digital Equipment Corporation Method for providing a pipeline interpreter for a variable length instruction set
US6091897A (en) * 1996-01-29 2000-07-18 Digital Equipment Corporation Fast translation and execution of a computer program on a non-native architecture by use of background translator
US6031992A (en) * 1996-07-05 2000-02-29 Transmeta Corporation Combining hardware and software to provide an improved microprocessor
US6044220A (en) * 1997-02-25 2000-03-28 Motorola, Inc. Method and apparatus for operating a data processor to execute software written using a foreign instruction set
US6272453B1 (en) * 1998-01-05 2001-08-07 Trw Inc. Concurrent legacy and native code execution techniques
US6078747A (en) * 1998-01-05 2000-06-20 Jewitt; James W. Application program interface to physical devices
US6704925B1 (en) * 1998-09-10 2004-03-09 Vmware, Inc. Dynamic binary translator with a system and method for updating and maintaining coherency of a translation cache
US6463582B1 (en) * 1998-10-21 2002-10-08 Fujitsu Limited Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method
US6529862B1 (en) * 1999-06-30 2003-03-04 Bull Hn Information Systems Inc. Method and apparatus for dynamic management of translated code blocks in dynamic object code translation
JP2001195250A (ja) * 2000-01-13 2001-07-19 Mitsubishi Electric Corp 命令トランスレータ、トランスレータ付命令メモリおよびそれらを用いたデータ処理装置

Similar Documents

Publication Publication Date Title
JP2003108388A5 (https=)
Netravali et al. Prophecy: Accelerating mobile page loads using final-state write logs
US10846450B2 (en) Device for simulating multicore processors
EP1316883A3 (en) System and method for executing program code
Ranganathan et al. Reconfigurable caches and their application to media processing
Lefurgy et al. Reducing code size with run-time decompression
TWI725073B (zh) 用於載入索引及預取散佈運算的邏輯和指令
KR102569933B1 (ko) 스트리밍 변환 색인 버퍼
EP2431868A3 (en) Power efficient instruction prefetch mechanism
US7792666B2 (en) Translation block invalidation prehints in emulation of a target system on a host system
TW200745881A (en) System and method for out of user space I/O with server authentication
Wang et al. Hardware supported persistent object address translation
WO2004074960A3 (en) Distributed fragment caching and assembly in distributed computing applications
JP2007299395A5 (https=)
Lefurgy Efficient execution of compressed programs
JPH11327918A5 (https=)
US8250303B2 (en) Adaptive linesize in a cache
CN102789377A (zh) 处理指令分组信息的方法和装置
WO2005048113A3 (en) Dynamically caching engine instructions for on demand program execution
US9880839B2 (en) Instruction that performs a scatter write
Li et al. HODS: Hardware object deserialization inside SSD storage
TW201732549A (zh) 用於壓縮與旋轉的指令和邏輯
WO2007143972A3 (de) Prozessor mit internem raster von ausführungseinheiten
Chen et al. An approach to minimizing the interpretation overhead in Dynamic Binary Translation
WO2007131089A3 (en) Code translation and pipeline optimization