JP2003069179A - Electronic component mounting board composite and method for assembling and mounting the same - Google Patents

Electronic component mounting board composite and method for assembling and mounting the same

Info

Publication number
JP2003069179A
JP2003069179A JP2001261802A JP2001261802A JP2003069179A JP 2003069179 A JP2003069179 A JP 2003069179A JP 2001261802 A JP2001261802 A JP 2001261802A JP 2001261802 A JP2001261802 A JP 2001261802A JP 2003069179 A JP2003069179 A JP 2003069179A
Authority
JP
Japan
Prior art keywords
electronic component
component mounting
mounting board
board
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001261802A
Other languages
Japanese (ja)
Inventor
Kazuo Ikenaga
和夫 池永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2001261802A priority Critical patent/JP2003069179A/en
Publication of JP2003069179A publication Critical patent/JP2003069179A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175Flow barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19106Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate

Abstract

PROBLEM TO BE SOLVED: To mount electronic components in a high density on both side surfaces of an electronic component mounting board and to surface-mount an electronic component mounting board composite on the board to be mounted. SOLUTION: The electronic component mounting board composite comprises the electronic component mounting board 1 having a plurality of terminal electrodes 46 at predetermined positions and mounting a plurality of electronic components 18, a board connecting supporting implement 28 having a plurality of externally connecting terminals 32 on one side surface and having a plurality of internally connecting terminals 30, 31 connected to the terminals 32 on other side surface to support the electronic component mounting board 1, and an intermediate connector 37 having a plurality of through hole conducting electrodes 48 and provided between the board 1 and the implement 28. The connector 37 electrically connects a plurality of externally conductive terminals 27 of the board 1 to a plurality of internally connecting terminals 30, 31 of the implement 28 via the electrodes 48.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体チップ、ICパ
ッケージ、トランジスタ、ダイオードパッケージおよび
受動部品等を高密度に実装したシステム・イン・パッケ
ージに適用して好適な電子部品実装基板複合体及びその
組立実装方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electronic component mounting board composite suitable for application to a system-in-package in which semiconductor chips, IC packages, transistors, diode packages, passive components, etc. are mounted at high density, and a composite thereof. Assembling and mounting method.

【0002】詳しくは、電子部品実装基板とアダプタ・
ソケット等の基板接続支持具との間に中間接続体を備
え、この中間接続体によって電子部品実装基板と、基板
接続支持具とを電気的に接続するようにして、所定の基
板の両面に電子部品を実装できるようにすると共に、被
実装基板に対して表面実装できるようにしたものであ
る。
More specifically, electronic component mounting boards and adapters
An intermediate connecting body is provided between the board connecting support tool such as a socket, and the electronic connecting board is electrically connected to the board connecting support tool by the intermediate connecting body, so that both sides of a predetermined board are electronically connected. In addition to being able to mount components, it is also possible to perform surface mounting on a mounted substrate.

【0003】[0003]

【従来の技術】近年、マルチメディアの発達に伴い、多
機能、高性能の携帯電話機や、携帯端末装置、情報処理
装置等が使用される場合が多くなってきた。特に、携帯
端末装置では小型化及び軽量化が要求されることから、
限られたスペースに多くの電子部品を実装しなければな
らない。
2. Description of the Related Art In recent years, with the development of multimedia, a multifunctional and high-performance mobile phone, a mobile terminal device, an information processing device, and the like are often used. In particular, since the mobile terminal device is required to be smaller and lighter,
Many electronic components must be mounted in a limited space.

【0004】これらの電子部品には半導体集積回路チッ
プはもとより、コンデンサや抵抗等の受動部品が含めら
れ、システム・イン・パッケージ、マルチ・チップ・モ
ジュール等の電子部品パッケージとして携帯端末装置内
の回路基板に実装するようになされる。半導体集積回路
チップを高密度に実装する方法として電子部品片面実装
基板が利用されている。
These electronic components include not only semiconductor integrated circuit chips, but also passive components such as capacitors and resistors, and are used as electronic component packages such as system-in-packages and multi-chip modules for circuits in mobile terminal devices. It is designed to be mounted on a board. Electronic component single-sided mounting substrates are used as a method for mounting semiconductor integrated circuit chips at high density.

【0005】この種の電子部品片面実装基板には、半導
体集積回路のベア・チップを所望の基板にダイボンディ
ングして、ワイヤボンド法により端子電極と外部接続端
子とを接続し、その後、樹脂で封止するタイプのものが
ある。
On this type of electronic component single-sided mounting substrate, a bare chip of a semiconductor integrated circuit is die-bonded to a desired substrate, the terminal electrodes and external connection terminals are connected by a wire bond method, and then a resin is used. There is a sealing type.

【0006】このタイプの他に、半導体集積回路のベア
・チップに予めスタッドバンプを形成し、その後、異方
性の導電膜を使用して所望の基板に導通結合させる電子
部品片面実装基板がある。この電子部品片面実装基板で
はスタッドバンプと基板電極との間に異方性の導電膜を
挟み込み、これを加熱圧着、硬化させて導通を採るもの
である。基板電極は基板内の導通貫通ホールにより基板
の下面のパターンリードに導通される。この異方性の導
電膜の代わりに導電性接着剤を使用した電子部品片面実
装基板も使用されている。
In addition to this type, there is an electronic component single-sided mounting substrate in which a stud bump is formed in advance on a bare chip of a semiconductor integrated circuit, and then an anisotropic conductive film is used to conduct conductive coupling to a desired substrate. . In this electronic component single-sided mounting substrate, an anisotropic conductive film is sandwiched between a stud bump and a substrate electrode, and this is thermocompression-bonded and cured to establish conduction. The substrate electrode is electrically connected to the pattern lead on the lower surface of the substrate through the conductive through hole in the substrate. An electronic component single-sided mounting substrate using a conductive adhesive instead of the anisotropic conductive film is also used.

【0007】これらのタイプの他に、フリップチップ接
合法を使用した電子部品片面実装基板も使用されてい
る。電子部品片面実装基板では予め半導体チップに半田
バンプが形成され、所望の基板上の電極に半導体チップ
をマウントした後に、半田バンプをリフロー法等により
加熱溶融し導電結合するようになされる。その後、半導
体チップと基板の隙間が接着され硬化される。基板上の
電極は予め基板内の導通貫通ホールにより基板の下面の
パターンリードに導通される。
In addition to these types, a single-sided mounting board for electronic components using a flip chip bonding method is also used. In the electronic component single-sided mounting board, solder bumps are formed on a semiconductor chip in advance, and after mounting the semiconductor chip on an electrode on a desired board, the solder bumps are heated and melted by a reflow method or the like to be conductively coupled. Then, the gap between the semiconductor chip and the substrate is bonded and cured. The electrodes on the substrate are previously electrically connected to the pattern leads on the lower surface of the substrate through the conductive through holes in the substrate.

【0008】このような基板の片面のみにベア・チップ
実装された電子部品片面実装基板によれば、直接、被実
装基板(以下でマザーボードともいう)にリフロー法等
により半田付け実装される。いずれの電子部品実装基板
も電子部品を片面のみしか実装できないので、高密度化
の妨げとなっている。そこで、図14に示すコネクタ・
ソケットを利用した電子部品両面実装基板が製造されて
いる。
According to the electronic component single-sided mounting board which is bare chip-mounted on only one side of the board, it is directly soldered and mounted on the board to be mounted (hereinafter also referred to as a mother board) by a reflow method or the like. In any of the electronic component mounting boards, electronic components can be mounted on only one side, which is an obstacle to high density. Therefore, the connector shown in FIG.
Electronic component double-sided mounting boards using sockets are manufactured.

【0009】図14に示す電子部品実装基板の組立て例
によれば、電子部品両面実装基板102にオス型のコネ
クタ118を取り付け、マザーボード128にメス型の
ソケット122を取り付けることを前提にして、所定の
基板106に電子部品を両面実装している。
According to the example of assembling the electronic component mounting board shown in FIG. 14, it is assumed that the male connector 118 is mounted on the electronic component double-sided mounting board 102 and the female socket 122 is mounted on the mother board 128. Both sides of the electronic component are mounted on the substrate 106.

【0010】つまり、最初に基板106の下面の配線パ
ターンにおいて、抵抗、コンデンサー等の受動部品取り
付け用の導電パッド117およびコネクタ取り付け用の
導電パッド121に半田をスクーリン印刷法にて塗布
し、その後、受動部品114、コネクタ118を所定の
位置にマウントし、リフロー炉等を用い半田を溶融固化
して、受動部品114と導電パッド117とを導電結合
し、コネクタ118と導電パッド121とを導電結合さ
せる。
That is, first, in the wiring pattern on the lower surface of the substrate 106, solder is applied to the conductive pads 117 for mounting passive components such as resistors and capacitors and the conductive pads 121 for connector mounting by the screen printing method. The passive component 114 and the connector 118 are mounted at predetermined positions, the solder is melted and solidified by using a reflow furnace or the like, the passive component 114 and the conductive pad 117 are conductively coupled, and the connector 118 and the conductive pad 121 are conductively coupled. .

【0011】その後、基板106の上面に半導体パッケ
ージ103、半導体チップ108、受動部品123を実
装する。半導体パッケージ103にはチップ・スケール
・パッケージあるいはチップ・サイズ・パッケージ(以
下CSP103という)が使用されることが多い。
After that, the semiconductor package 103, the semiconductor chip 108, and the passive component 123 are mounted on the upper surface of the substrate 106. A chip scale package or a chip size package (hereinafter referred to as CSP 103) is often used as the semiconductor package 103.

【0012】このCSP103は予めチップ・サイズ・
パッケージの組み立てプロセスにより、半導体集積回路
チップが組み込まれており、半田ボール等の外部電極端
子104を有している。まず、このCSP103と受動
部品123を基板106の上面に実装する。この実装例
では、基板106の上面の配線パターンのCSP外部電
極端子取り付け用の導電パッド105及び受動部品取り
付け用の導電パッド125に半田をスクーリン法にて塗
布する。
This CSP 103 has a chip size
A semiconductor integrated circuit chip is incorporated by a package assembling process and has external electrode terminals 104 such as solder balls. First, the CSP 103 and the passive component 123 are mounted on the upper surface of the substrate 106. In this mounting example, solder is applied to the conductive pad 105 for mounting the CSP external electrode terminal and the conductive pad 125 for mounting the passive component on the wiring pattern on the upper surface of the substrate 106 by the screen method.

【0013】その後、CSP103および受動部品12
3を所定の位置にマウントし、リフロー法等を用い半田
を溶融固化し、CSP103の外部電極端子104と導
電パッド105とを導電結合し、受動部品123の端子
124と導電パッド125とを導電結合させる。
After that, the CSP 103 and the passive component 12
3 is mounted at a predetermined position, the solder is melted and solidified by using a reflow method or the like, the external electrode terminal 104 of the CSP 103 and the conductive pad 105 are conductively coupled, and the terminal 124 of the passive component 123 and the conductive pad 125 are conductively coupled. Let

【0014】次に、基板106の上面にフリップチップ
法により半導体チップ108を実装する。半導体チップ
108にあらかじめ形成された半田バンプ109を基板
106の上面の導電結合させる配線パターン110と位
置を合わせ後、そのマウントを行い、半田バンプをリフ
ロー法等により加熱溶融し導電結合する。その後、エポ
キシ系の樹脂111を用い半導体チップ108と基板1
06の隙間を樹脂封止する。
Next, the semiconductor chip 108 is mounted on the upper surface of the substrate 106 by the flip chip method. After the solder bumps 109 previously formed on the semiconductor chip 108 are aligned with the wiring pattern 110 on the upper surface of the substrate 106 for conductive coupling, mounting is performed, and the solder bumps are heated and melted by a reflow method or the like to be conductively coupled. Thereafter, the epoxy resin 111 is used to form the semiconductor chip 108 and the substrate 1.
The gap of 06 is sealed with resin.

【0015】その後、半導体チップ108の放熱性を高
めるために、フリップチップ実装された半導体チップ1
08のチップ裏面とヒートスプレッダ113とをエポキ
シ系またはシリコーン系の樹脂112を用いて接着す
る。
After that, in order to enhance the heat dissipation of the semiconductor chip 108, the semiconductor chip 1 flip-chip mounted
The chip back surface of 08 and the heat spreader 113 are bonded to each other using an epoxy-based or silicone-based resin 112.

【0016】このように両面実装されたCSP103、
半導体チップ108、受動部品114、123等はそれ
ぞれの導電端子104、109、115、124等が基
板106のそれぞれの導電パッド105、110、11
7、125等に半田で導電結合され、基板106の図示
しない内層パターンや、内層導通ホール、貫通導通ホー
ル等を通じて基板106の下面のコネクタ118の図示
しない導通端子と接続される導電パッド121等に導通
している。
The CSP 103 thus double-sided mounted,
In the semiconductor chip 108, the passive components 114, 123, etc., the conductive terminals 104, 109, 115, 124, etc. are respectively the conductive pads 105, 110, 11 of the substrate 106.
7, 125 and the like are electrically conductively coupled to the conductive pads 121, etc., which are connected to unillustrated inner terminals of the connector 118 on the lower surface of the substrate 106 through inner layer patterns (not shown) of the substrate 106, inner layer conduction holes, through conduction holes, etc. There is continuity.

【0017】この導電パッド121等とコネクタ118
の導通端子は半田で導電結合されているので電子部品両
面実装基板102の外部導電端子はこのコネクタ118
に全て導通している。このコネクタ118をマザー基板
128に実装されているコネクタの相手側となるソケッ
ト122に挿入し導通させることにより電子部品両面実
装基板102はマザー基板128に実装するようになさ
れる。
The conductive pad 121 and the like and the connector 118
Since the conductive terminal of the electronic component is conductively coupled with solder, the external conductive terminal of the electronic component double-sided mounting substrate 102 is the connector 118.
Are all conducting. The electronic component double-sided mounting board 102 is mounted on the mother board 128 by inserting the connector 118 into the socket 122 on the opposite side of the connector mounted on the mother board 128 and making it conductive.

【0018】[0018]

【発明が解決しようとする課題】ところで、従来例に係
る電子部品両面実装基板102によれば、以下のような
問題がある。 基板106の両面ともリフロー法等による半田によ
って電子部品を実装している。このため、基板上に実装
搭載される半導体集積回路チップに関してはパッケージ
品が多くなる。因みに両面にパッケージ品を実装しよう
とすると、特にCSP103は複数回のリフロー処理に
より高温に曝されることにより品質劣化の原因となる。
従って、片面にCSP103を配置し、反対面には受動
部品のみを配置せざるを得ない。
The electronic component double-sided mounting board 102 according to the conventional example has the following problems. Electronic components are mounted on both surfaces of the substrate 106 by soldering by a reflow method or the like. Therefore, as for the semiconductor integrated circuit chip mounted and mounted on the substrate, there are many packaged products. Incidentally, if packaged products are to be mounted on both sides, the CSP 103 is exposed to a high temperature by a plurality of reflow processes, which causes quality deterioration.
Therefore, there is no choice but to arrange the CSP 103 on one side and only passive components on the other side.

【0019】 CSP103の電極接合に関しては、
ボール形状の外部端子(BGAタイプ)を使用される場
合が多い。このため、仮に基板106の両面にCPS1
03の実装が可能であっても、両面のCSP103の配
置により実装後の熱工程によって、電子部品両面実装基
板102及び半導体集積回路チップのシリコンの相互の
膨張、収縮のストレスを受ける場合が考えられる。従っ
て、外部電極端子104等が破断されるおそれがあり、
そのレイアウト設計を困難にしている。
Regarding the electrode joining of the CSP 103,
Ball-shaped external terminals (BGA type) are often used. Therefore, suppose that the CPS 1 is provided on both sides of the substrate 106.
No. 03 can be mounted, but due to the arrangement of the CSPs 103 on both sides, the thermal process after mounting may cause stress of mutual expansion and contraction of the silicon of the electronic component double-sided mounting substrate 102 and the semiconductor integrated circuit chip. . Therefore, the external electrode terminal 104 and the like may be broken,
Its layout design is difficult.

【0020】また、電子部品両面実装基板102のマザ
ーボード128への実装方法によれば、図14に示した
ようなコネクタ118やソケット122等を使用してマ
ザーボード128に実装する方法が採られる。この方法
はコネクタ118やソケット122等が高価である。
According to the method of mounting the electronic component double-sided mounting substrate 102 on the mother board 128, a method of mounting on the mother board 128 by using the connector 118, the socket 122 and the like as shown in FIG. In this method, the connector 118 and the socket 122 are expensive.

【0021】更に、電子部品パッケージの重量、容量、
寸法が大きいことにより、コネクタ118やソケット1
22等への応力をより大きく受けることになり、歪み等
によるコネクタ118やソケット122等の信頼性を維
持することが難しい。因みにコネクタ118やソケット
122等を大きく設計する方法が考えられるが、結果と
して端子ピッチが大きくなってしまう。
Furthermore, the weight, capacity, and
Due to its large size, the connector 118 and socket 1
Therefore, it is difficult to maintain the reliability of the connector 118, the socket 122, and the like due to distortion or the like. Incidentally, a method of designing the connector 118, the socket 122, and the like to be large can be considered, but as a result, the terminal pitch becomes large.

【0022】そこで、この発明はこのような従来の課題
を解決したものであって、電子部品実装基板の両面に高
密度に電子部品を実装できるようにすると共に、被実装
基板に対して表面実装できるようにした電子部品実装基
板複合体及びその組立実装方法を提供することを目的と
する。
Therefore, the present invention solves such a conventional problem, and enables electronic components to be mounted on both surfaces of an electronic component mounting board at a high density and is surface-mounted on a mounted substrate. It is an object of the present invention to provide an electronic component mounting board composite and an assembling mounting method thereof.

【0023】[0023]

【課題を解決するための手段】上述した課題は一以上の
電子部品実装基板を積み重ねて複合化した電子部品組立
て体であって、所定の位置に複数の端子電極を有し、か
つ、複数の電子部品を実装した電子部品実装基板と、一
方の面に複数の外部接続端子を有し、かつ、当該外部接
続端子に接続された複数の内部接続端子を他方の面に有
して電子部品実装基板を支持する基板接続支持具と、複
数の導通用の配線部材を有して電子部品実装基板と他の
電子部品実装基板との間又は/及び当該電子部品実装基
板と基板接続支持具との間に設けられた中間接続体とを
備え、この中間接続体は電子部品実装基板の複数の端子
電極と、基板接続支持具の複数の内部接続端子とを配線
部材によって電気的に接続するようにしたことを特徴と
する電子部品実装基板複合体によって解決される。
An object of the present invention is an electronic component assembly in which one or more electronic component mounting boards are stacked to form a composite, which has a plurality of terminal electrodes at predetermined positions and a plurality of terminal electrodes. An electronic component mounting board on which electronic components are mounted and a plurality of external connection terminals on one surface, and a plurality of internal connection terminals connected to the external connection terminals on the other surface to mount electronic components Between the electronic component mounting substrate and the other electronic component mounting substrate having a plurality of wiring members for conduction, and / or between the electronic component mounting substrate and the substrate connecting support An intermediate connection body provided between the plurality of terminal electrodes of the electronic component mounting board and a plurality of internal connection terminals of the board connection support is electrically connected by a wiring member. Electronic component mounting characterized by It is solved by the plate complex.

【0024】本発明に係る電子部品実装基板複合体によ
れば、一以上の電子部品実装基板を積み重ねて電子部品
組立て体を構成する場合に、中間接続体の配線部材によ
って電子部品実装基板の複数の端子電極と、基板接続支
持具の複数の内部接続端子とを電気的に接続するように
なされる。
According to the electronic component mounting board composite of the present invention, when one or more electronic component mounting boards are stacked to form an electronic component assembly, a plurality of electronic component mounting boards are formed by the wiring members of the intermediate connector. Is electrically connected to the plurality of internal connection terminals of the substrate connection support.

【0025】従って、電子部品実装基板においては電子
部品の両面実装が可能となり、基板接続支持具において
は被実装面に対して面実装が可能となる。これにより、
電子部品を高密度に実装したシステム・イン・パッケー
ジ等の電子部品組立て体を提供することができる。
Therefore, the electronic component mounting board can be mounted on both sides of the electronic component, and the board connection support member can be surface mounted on the mounting surface. This allows
It is possible to provide an electronic component assembly such as a system-in-package in which electronic components are mounted at high density.

【0026】本発明に係る電子部品実装基板複合体の組
立実装方法は電子部品実装基板複合体を被実装基板に実
装する方法であって、所定の位置に複数の端子電極及び
電子部品を実装した電子部品実装基板と、一方の面に複
数の外部接続端子を有し、かつ、他方の面に当該外部接
続端子に接続された複数の内部接続端子を有した基板接
続支持具と、複数の導通用の配線部材を有した中間接続
体とを予め形成する工程と、被実装基板に基板接続支持
具を取り付ける工程と、その後、中間接続体及び電子部
品実装基板を基板接続支持具に取り付ける工程とを含む
ことを特徴とするものである。
The method for assembling and mounting an electronic component mounting board composite body according to the present invention is a method for mounting an electronic component mounting board composite body on a mounted substrate, and a plurality of terminal electrodes and electronic components are mounted at predetermined positions. An electronic component mounting board, a board connection support having a plurality of external connection terminals on one surface and a plurality of internal connection terminals connected to the external connection terminals on the other surface, and a plurality of conductive members. A step of preliminarily forming an intermediate connecting body having a common wiring member, a step of attaching a board connecting support tool to the mounted substrate, and a step of thereafter attaching the intermediate connecting body and the electronic component mounting board to the board connecting support tool. It is characterized by including.

【0027】本発明に係る電子部品実装基板複合体の組
立実装方法によれば、基板接続支持具を被実装基板に表
面実装する時点で、中間接続体及び電子部品実装基板が
取り付けられていないので、半田接続温度等を比較的高
温に設定することができ、鉛レス半田等を使用して、被
実装基板と基板接続支持具とを接合することができる。
しかも、電子部品実装基板を基板接続支持具に実装する
際には、一切の加熱工程を必要としないので、品質面で
の劣化が一切なく、実装後も直接半田接合等を必要とし
ないので、熱応力ストレス等による接続部の劣化を防止
できる。
According to the method of assembling and mounting an electronic component mounting board composite body according to the present invention, the intermediate connecting body and the electronic component mounting board are not attached at the time of surface mounting the board connection support on the mounting board. The solder connection temperature and the like can be set to a relatively high temperature, and lead-free solder or the like can be used to bond the mounted substrate and the substrate connection support tool.
Moreover, when mounting the electronic component mounting board on the board connection support, since no heating step is required, there is no deterioration in terms of quality and direct soldering or the like is not required even after mounting. It is possible to prevent deterioration of the connection portion due to thermal stress stress or the like.

【0028】[0028]

【発明の実施の形態】続いて、この発明に係る電子部品
実装基板複合体及びその組立実装方法の一実施の形態に
ついて、図面を参照しながら説明をする。 (1)実施形態 図1は本発明に係る実施形態としての電子部品実装基板
複合体100の構成例を示す断面図である。この実施形
態では、一以上の電子部品実装基板を積み重ねて電子部
品組立て体を構成する場合に、電子部品実装基板と他の
電子部品実装基板との間又は/及び当該電子部品実装基
板と基板接続支持具との間に中間接続体を備え、この中
間接続体によって電子部品実装基板と、基板接続支持具
とを電気的に接続し、電子部品実装基板の両面に電子部
品を実装できるようにすると共に、被実装基板に対して
表面実装できるようにしたものである。
BEST MODE FOR CARRYING OUT THE INVENTION Next, an embodiment of an electronic component mounting board composite body and an assembling and mounting method thereof according to the present invention will be described with reference to the drawings. (1) Embodiment FIG. 1 is a sectional view showing a configuration example of an electronic component mounting board composite body 100 as an embodiment according to the present invention. In this embodiment, when one or more electronic component mounting boards are stacked to form an electronic component assembly, between the electronic component mounting board and another electronic component mounting board and / or the electronic component mounting board is connected to the board. An intermediate connecting body is provided between the electronic component mounting board and the support, and the electronic component mounting board and the board connecting support are electrically connected by the intermediate connecting body so that electronic components can be mounted on both surfaces of the electronic component mounting board. At the same time, it can be surface-mounted on the board to be mounted.

【0029】図1に示す電子部品実装基板複合体100
は一以上の電子部品実装基板1を積み重ねて複合化した
電子部品組立て体であって、被実装基板43に対して表
面実装可能なものである。この複合体100は基板接続
支持具28を有しており、この基板接続支持具28の内
部に導電部材36,38、中間接続体37及び電子部品
実装基板1を実装して構成されるものである。
Electronic component mounting board composite 100 shown in FIG.
Is an electronic component assembly obtained by stacking one or more electronic component mounting substrates 1 to form a composite, which can be surface-mounted on the mounting substrate 43. The composite 100 has a board connection support 28, and is configured by mounting the conductive members 36 and 38, the intermediate connection body 37, and the electronic component mounting board 1 inside the board connection support 28. is there.

【0030】この電子部品実装基板1は所定の位置に複
数の端子電極9,15,46等を有すると共に、複数の
電子部品2,10,18等を実装したものである。この
複合体100では特に、当該電子部品実装基板1の一方
の面に電子部品18が実装され、他方の面に電子部品
2,10等が実装されて成るものである。図1に示した
電子部品実装基板複合体100は1枚の電子部品両面実
装基板を取り付けた例である。2枚の電子部品両面実装
基板を積み重ねる場合は二点鎖線に示すように基板接続
支持具28の高さを増加するようになされる。
The electronic component mounting board 1 has a plurality of terminal electrodes 9, 15, 46, etc. at predetermined positions and a plurality of electronic components 2, 10, 18, etc. mounted thereon. In the composite 100, in particular, the electronic component 18 is mounted on one surface of the electronic component mounting board 1 and the electronic components 2, 10 and the like are mounted on the other surface. The electronic component mounting board composite body 100 shown in FIG. 1 is an example in which one electronic component double-sided mounting board is attached. In the case of stacking two electronic component double-sided mounting boards, the height of the board connection support 28 is increased as shown by the chain double-dashed line.

【0031】この複合体100で電子部品18が両面実
装される場合であって、一方の面では第1の加工温度を
設定して端子電極46等と電子部品18とが電気的に接
続され、他方の面では第1の加工温度よりも低い第2の
加工温度を設定して端子電極9,15等と他の電子部品
2,10等とが電気的に接続されて成る。最初に接合し
た部分が熱溶融等しないようにするためである。
In the case where the electronic component 18 is mounted on both sides of the composite body 100, the first processing temperature is set on one surface to electrically connect the terminal electrode 46 and the like to the electronic component 18, On the other surface, a second processing temperature lower than the first processing temperature is set and the terminal electrodes 9, 15 and the like are electrically connected to other electronic components 2, 10 and the like. This is to prevent the first joined portion from being melted by heat.

【0032】例えば、両面実装の電子部品実装基板1に
おいて、その表面(上面)にはICパッケージ(CS
P)、トランジスタ、ダイオードパッケージおよび受動
部品22等を鉛レスの半田接合にて実装し、その基板1
7の裏面(下面)側に半導体集積回路のベア・チップの
みをワイヤボンディング実装で形成するようになされ
る。
For example, in the double-sided electronic component mounting board 1, the IC package (CS
P), the transistor, the diode package, the passive component 22 and the like are mounted by leadless solder bonding, and the board 1
Only the bare chip of the semiconductor integrated circuit is formed by wire bonding mounting on the back surface (lower surface) of 7.

【0033】また、基板接続支持具28は電子部品実装
基板1及び中間接続体37を収納するために上部に開口
部5Aを有した箱状の支持部本体5を備えている。基板
接続支持具28は一方の面に複数の外部接続端子32を
有すると共に、当該外部接続端子32に接続された複数
の内部接続端子30,31を他方の面に有しており、こ
の中に収納された中間接続体37及び電子部品実装基板
1を支持するようになされる。
The board connection support 28 is provided with a box-shaped support body 5 having an opening 5A in the upper part for accommodating the electronic component mounting board 1 and the intermediate connection body 37. The board connection support 28 has a plurality of external connection terminals 32 on one surface, and also has a plurality of internal connection terminals 30 and 31 connected to the external connection terminals 32 on the other surface. The intermediate connector 37 and the electronic component mounting board 1 that are housed are supported.

【0034】この基板接続支持具28には支持部本体5
の開口部5Aを塞ぐ蓋体41が設けられている。この蓋
体41は支持部本体5に係止部材42によって係止され
ると共に、電子部品実装基板1を中間接続体37を通じ
て支持部本体5の底部に押し付けるようになされる。
The substrate connecting support 28 includes a support body 5
A lid 41 for closing the opening 5A is provided. The lid 41 is locked to the support body 5 by a locking member 42, and the electronic component mounting board 1 is pressed against the bottom of the support body 5 through the intermediate connector 37.

【0035】中間接続体37は複数の導通用の配線部材
48を有して当該電子部品実装基板1と基板接続支持具
28との間に設けられる。二以上の電子部品実装基板1
を積み重ねる場合は、当該電子部品実装基板1と他の電
子部品実装基板1との間にも中間接続体37が設けられ
る。
The intermediate connector 37 has a plurality of wiring members 48 for conduction, and is provided between the electronic component mounting board 1 and the board connection support 28. Two or more electronic component mounting boards 1
In the case of stacking, the intermediate connector 37 is also provided between the electronic component mounting board 1 and another electronic component mounting board 1.

【0036】この中間接続体37は四角形の環状を有し
た絶縁性の枠体から成り、その枠体には上下面を接続す
るように配線部材48が形成されている。配線部材48
は枠体において、電子部品実装基板1の端子電極46と
同位置に配列されている。この配線部材48を通じて電
子部品実装基板1の複数の端子電極46と、基板接続支
持具28の複数の内部接続端子30,31等を電気的に
接続するようになされる。
The intermediate connecting body 37 is composed of an insulating frame body having a rectangular ring shape, and a wiring member 48 is formed on the frame body so as to connect the upper and lower surfaces thereof. Wiring member 48
Are arranged at the same positions as the terminal electrodes 46 of the electronic component mounting board 1 in the frame. Through the wiring member 48, the plurality of terminal electrodes 46 of the electronic component mounting board 1 and the plurality of internal connection terminals 30, 31 of the board connection support 28 are electrically connected.

【0037】上述の電子部品実装基板1の端子電極46
と中間接続体37の配線部材48との間には異方性の導
電部材38が取り付けられており、中間接続体37の配
線部材48と基板接続支持具28の内部接続端子30,
31等の間には異方性の導電部材36が取り付けられて
いる。熱接合に依らずに電気的な導通を取るためであ
る。導電部材36,38には異方性導電ゴムまたは異方
性導電シートが使用される。
The terminal electrode 46 of the electronic component mounting board 1 described above.
An anisotropic conductive member 38 is attached between the wiring member 48 of the intermediate connecting body 37 and the wiring member 48 of the intermediate connecting body 37, and the wiring member 48 of the intermediate connecting body 37 and the internal connection terminals 30 of the board connection support 28.
An anisotropic conductive member 36 is attached between 31 and the like. This is because electrical continuity is established regardless of thermal bonding. An anisotropic conductive rubber or an anisotropic conductive sheet is used for the conductive members 36 and 38.

【0038】続いて、本発明に係る実施形態としての基
板接続方法について説明をする。この実施形態では、上
述した基板接続支持具28に電子部品実装基板1を実装
しないままの支持部本体5をまず被実装基板43に半田
で接合した後に、基板接続支持具28内に電子部品実装
基板1を実装して電子部品実装基板複合体100を構成
する場合を前提とする。
Next, a substrate connecting method as an embodiment according to the present invention will be described. In this embodiment, the support body 5 without mounting the electronic component mounting board 1 on the board connection support 28 described above is first soldered to the mounting substrate 43, and then the electronic component is mounted on the board connection support 28. It is assumed that the board 1 is mounted to form the electronic component mounting board composite body 100.

【0039】これを組立条件として、所定の位置に複数
の端子電極46を有する基板17に電子部品18を実装
した電子部品実装基板1と、一方の面に複数の外部接続
端子32を有し、かつ、他方の面に当該外部接続端子3
2に接続された複数の内部接続端子30,31を有した
基板接続支持具28と、複数の導通用の配線部材48を
有した中間接続体37とを予め準備する。
Under these assembling conditions, the electronic component mounting board 1 in which the electronic components 18 are mounted on the substrate 17 having a plurality of terminal electrodes 46 at predetermined positions and the plurality of external connection terminals 32 on one surface are provided. And the external connection terminal 3 on the other surface
A board connection support 28 having a plurality of internal connection terminals 30 and 31 connected to 2 and an intermediate connector 37 having a plurality of wiring members 48 for conduction are prepared in advance.

【0040】その後、被実装基板43に基板接続支持具
28を取り付ける。被実装基板43には予め複数の接続
パッド65が設けられ、この接続パッド65に対して複
数の内部接続端子30,31等を導電ボール64にて半
田付けする。この時点では、基板接続支持具28内に中
間接続体37及び電子部品実装基板1が取り付けられて
いないので、半田接続温度等を比較的高温に設定するこ
とができ、鉛レス半田等を使用して、被実装基板43と
基板接続支持具28とを接合することができる。
After that, the board connection support 28 is attached to the mounting board 43. A plurality of connection pads 65 are provided in advance on the mounting substrate 43, and a plurality of internal connection terminals 30, 31, etc. are soldered to the connection pads 65 with conductive balls 64. At this point, since the intermediate connector 37 and the electronic component mounting board 1 are not mounted in the board connection support 28, the solder connection temperature and the like can be set to a relatively high temperature, and leadless solder or the like is used. Thus, the mounted substrate 43 and the substrate connection support tool 28 can be joined.

【0041】その後、中間接続体37及び電子部品実装
基板1を基板接続支持具28に取り付ける。このとき、
中間接続体37の配線部材48と基板接続支持具28の
内部接続端子30,31等の間に異方性の導電部材36
を取り付け、中間接続体37の配線部材48と電子部品
実装基板1の複数の外部導電端子(端子電極46に連
通)27との間に異方性の導電部材38を挟み込むよう
にする。これにより、電子部品実装基板複合体100が
完成する。
Thereafter, the intermediate connector 37 and the electronic component mounting board 1 are attached to the board connection support 28. At this time,
An anisotropic conductive member 36 is provided between the wiring member 48 of the intermediate connector 37 and the internal connection terminals 30, 31, etc. of the board connection support 28.
Then, the anisotropic conductive member 38 is sandwiched between the wiring member 48 of the intermediate connector 37 and the plurality of external conductive terminals (which communicate with the terminal electrodes 46) 27 of the electronic component mounting board 1. As a result, the electronic component mounting board composite body 100 is completed.

【0042】このように、本発明に係る実施形態として
の電子部品実装基板複合体100及びその組立実装方法
によれば、一以上の電子部品実装基板1を積み重ねて電
子部品組立て体を構成する場合に、図1に示すような基
板接続支持具28を準備し、その中で中間接続体37の
配線部材48によって電子部品実装基板1の複数の端子
電極46と、基板接続支持具28の複数の内部接続端子
30,31とを電気的に接続するようになされる。
As described above, according to the electronic component mounting board composite body 100 and the assembling and mounting method thereof according to the embodiment of the present invention, when one or more electronic component mounting boards 1 are stacked to form an electronic component assembly. First, a board connection support tool 28 as shown in FIG. 1 is prepared, in which a plurality of terminal electrodes 46 of the electronic component mounting board 1 and a plurality of board connection support tools 28 of the intermediate connection body 37 are provided. The internal connection terminals 30 and 31 are electrically connected.

【0043】従って、電子部品実装基板1においては電
子部品18の両面実装が可能となり、基板接続支持具2
8においては被実装面に対して面実装が可能となる。し
かも、電子部品実装基板1を基板接続支持具28に実装
する際には、一切の加熱工程を必要としないので、品質
面での劣化が一切なく、実装後も直接半田接合等を必要
としないので、熱応力ストレス等による接続部の劣化を
防止できる。
Therefore, it is possible to mount the electronic component 18 on both sides of the electronic component mounting board 1, and the board connecting support 2
In No. 8, surface mounting can be performed on the mounted surface. Moreover, when the electronic component mounting board 1 is mounted on the board connection support 28, no heating step is required, so there is no deterioration in quality and direct soldering or the like is not required even after mounting. Therefore, it is possible to prevent deterioration of the connection portion due to thermal stress stress or the like.

【0044】これにより、電子部品18を高密度に実装
したシステム・イン・パッケージ等の電子部品組立て体
を提供することができる。電子部品実装基板1で故障等
が発生した際は、その交換を容易に行うことができる。
しかも、電子部品実装基板複合体100の価格を低廉化
することができる。
This makes it possible to provide an electronic component assembly such as a system-in-package in which the electronic components 18 are mounted at high density. When a failure or the like occurs in the electronic component mounting board 1, the replacement can be easily performed.
Moreover, the cost of the electronic component mounting board composite 100 can be reduced.

【0045】(2)実施例 図2は本発明に係る実施例として電子部品両面実装基板
複合体101の構成例を示す斜視図である。この実施例
では、1枚の電子部品両面実装基板を組み入れた電子部
品組立て体を構成する場合に、所定の基板の両面に電子
部品を実装できるようにすると共に、当該電子部品両面
実装基板と基板接続支持具との間に中間接続体を備え、
この中間接続体によって電子部品両面実装基板と、基板
接続支持具とを電気的に接続し、被実装基板に対して表
面実装できるようにしたものである。
(2) Embodiment FIG. 2 is a perspective view showing a structural example of an electronic component double-sided mounting board composite body 101 as an embodiment according to the present invention. In this embodiment, when an electronic component assembly incorporating one electronic component double-sided mounting substrate is configured, electronic components can be mounted on both sides of a predetermined substrate, and the electronic component double-sided mounting substrate and the substrate are mounted. An intermediate connection body is provided between the connection support tool and
The intermediate connection body electrically connects the electronic component double-sided mounting substrate and the substrate connection support member to enable surface mounting on the mounting substrate.

【0046】図2に示す電子部品両面実装基板複合体1
01は被実装基板の一例となるマザーボード43に対し
て表面実装可能なものである。この複合体101は基板
接続支持具の一例となるアダプタ・ソケット28を有し
ており、このアダプタ・ソケット28の内部に導電部材
36,38や、中間接続体37、電子部品両面実装基板
11等を実装して構成されるものである。
Electronic component double-sided mounting substrate composite 1 shown in FIG.
Reference numeral 01 is surface mountable on a mother board 43 which is an example of a mounted substrate. This composite body 101 has an adapter socket 28 which is an example of a board connection support, and inside the adapter socket 28, conductive members 36 and 38, an intermediate connection body 37, an electronic component double-sided mounting board 11, and the like. Is implemented and configured.

【0047】アダプタ・ソケット28は支持部本体55
及び枠体33を有しており、その枠体33の四片には位
置決め用のノッチ34が設けられている。この枠体33
内には異方性の導電部材36,38、中間接続体37、
電子部品両面実装基板11、絶縁スペーサ枠体39、絶
縁性の抑え枠40を受容可能なようになされる。
The adapter socket 28 is a support portion main body 55.
And a frame 33, and four notches 34 for positioning are provided on four pieces of the frame 33. This frame 33
The anisotropic conductive members 36, 38, the intermediate connector 37,
The electronic component double-sided mounting substrate 11, the insulating spacer frame 39, and the insulating suppressing frame 40 can be received.

【0048】この電子部品両面実装基板11は所定の位
置に複数の端子電極46を有すると共に、複数の電子部
品18を両面に実装したものである。この例では、アダ
プタ・ソケット28を単体にてマザーボード43に対し
て半田により表面実装がなされる。
This electronic component double-sided mounting substrate 11 has a plurality of terminal electrodes 46 at predetermined positions and a plurality of electronic components 18 mounted on both sides. In this example, the adapter socket 28 alone is surface-mounted on the mother board 43 by soldering.

【0049】アダプタ・ソケット28の底部には、四角
形枠状の異方性導電ゴムまたは異方性導電シート等の導
電部材36が挿入される。更に中間接続体37が挿入さ
れる。その上に更に導電部材38が挿入された後に、電
子部品両面実装基板11が当該ソケット28内に落とし
込まれる。その後、絶縁スペーサ枠39、抑え枠40が
順次挿入される。この抑え枠40は弾力性を有してい
る。
A conductive member 36 such as a rectangular frame-shaped anisotropic conductive rubber or anisotropic conductive sheet is inserted into the bottom of the adapter socket 28. Further, the intermediate connector 37 is inserted. After the conductive member 38 is further inserted thereon, the electronic component double-sided mounting board 11 is dropped into the socket 28. After that, the insulating spacer frame 39 and the holding frame 40 are sequentially inserted. The holding frame 40 has elasticity.

【0050】その後、蓋体の一例となる抑え板41と、
アダプタ・ソケット28とが係止部材の一例となるネジ
42で押し圧締結するようになされる。これにより、各
導通電極間を導通させ、マザーボード43とも導通させ
ることができる。
After that, a pressing plate 41, which is an example of a lid,
The adapter socket 28 is pressed and fastened with a screw 42 which is an example of a locking member. As a result, the conductive electrodes can be electrically connected to each other and the mother board 43 can be electrically connected to each other.

【0051】次に、電子部品両面実装基板複合体101
に関して電子部品両面実装基板11、アダプタ・ソケッ
ト28及び中間接続体37に分けて説明をする。 [電子部品両面実装基板]図3は電子部品両面実装基板
11の構成例を示す断面図である。図4Aはその裏面の
構成例を示す上面図、図4Bはその表面の構成例を示す
背面図である。この電子部品両面実装基板11で、一方
の面では第1の加工温度を設定して端子電極46と電子
部品18とが電気的に接続され、他方の面では第1の加
工温度よりも低い第2の加工温度を設定して端子電極
9,15と他の電子部品2,10とが電気的に接続され
て成る。つまり、最初にリフロー法によりCSP等を半
田接続し、その後、ベア・チップ実装を行う。最初に接
合した部分が熱溶融等しないようにするためである。
Next, the electronic component double-sided mounting board composite body 101
The electronic component double-sided mounting substrate 11, the adapter socket 28, and the intermediate connector 37 will be separately described. [Electronic Component Double-sided Mounting Board] FIG. 3 is a sectional view showing a configuration example of the electronic component double-sided mounting board 11. 4A is a top view showing a configuration example of the back surface thereof, and FIG. 4B is a rear view showing a configuration example of the front surface thereof. In this electronic component double-sided mounting substrate 11, the terminal electrode 46 and the electronic component 18 are electrically connected by setting the first processing temperature on one surface, and the first processing temperature lower than the first processing temperature on the other surface. The processing temperature of 2 is set and the terminal electrodes 9 and 15 are electrically connected to the other electronic components 2 and 10. That is, CSP or the like is first solder-connected by the reflow method, and then bare chip mounting is performed. This is to prevent the first joined portion from being melted by heat.

【0052】図3に示す電子部品両面実装基板(システ
ム・イン・パッケージ:以下でSIPという)11は所
定の基板17を有しており、この基板17の一方の面に
は電子部品の一例となる半導体集積回路チップ・サイズ
・パッケージ(以下でCSPという)18が実装され、
他方の面には半導体集積回路チップ(以下でICチップ
という)2,10等が実装されている。
The electronic component double-sided mounting board (system-in-package: hereinafter referred to as SIP) 11 shown in FIG. 3 has a predetermined board 17, and one surface of the board 17 is one example of electronic parts. A semiconductor integrated circuit chip size package (hereinafter referred to as CSP) 18 is mounted,
Semiconductor integrated circuit chips (hereinafter referred to as IC chips) 2, 10 and the like are mounted on the other surface.

【0053】この基板17にはガラス・エポキシ等の有
機絶縁基板、またはセラミック等の無機絶縁基板のいず
れかが使用される。また、SIP11は個片でも複数の
集合基板でも良い。
As the substrate 17, either an organic insulating substrate such as glass / epoxy or an inorganic insulating substrate such as ceramic is used. Further, the SIP 11 may be an individual piece or a plurality of aggregate boards.

【0054】このSIP用の基板17において、図4A
に示す基板17の一方の実装面(以下で表面又は上面と
もいう)では、ICパッケージ、トランジスタ、ダイオ
ードパッケージおよび受動部品22等が半田により接合
されている。この例で電子部品として、半導体集積回路
パッケージ、チップ・スケール・パッケージまたはチッ
プ・サイズ・パッケージ(以下でCSPという)18を
用いられる。
In this SIP board 17, as shown in FIG.
The IC package, the transistor, the diode package, the passive component 22 and the like are soldered to one mounting surface (hereinafter, also referred to as a surface or an upper surface) of the substrate 17 shown in FIG. In this example, a semiconductor integrated circuit package, a chip scale package, or a chip size package (hereinafter referred to as CSP) 18 is used as the electronic component.

【0055】当該基板面には図3に示すような配線接続
パッド20、24が設けられ、CSP18の外部導電端
子19や、トランジスタ、ダイオード等の外部導電端子
(図示せず)、受動部品22の外部導電端子23等を接
続するようになされる。配線接続パッド20、24はス
クーリン印刷法等で半田21,25を印刷、塗布されて
成る。半田21,25は鉛レス半田を用い、そのリフロ
ー温度は例えば230℃乃至260℃(第1の加工温
度)に設定される。
Wiring connection pads 20 and 24 as shown in FIG. 3 are provided on the surface of the substrate, and external conductive terminals 19 of the CSP 18, external conductive terminals (not shown) such as transistors and diodes, and passive components 22 are provided. The external conductive terminal 23 and the like are connected. The wiring connection pads 20 and 24 are formed by printing and applying solders 21 and 25 by a screen printing method or the like. Lead-less solder is used for the solders 21 and 25, and the reflow temperature thereof is set to, for example, 230 ° C. to 260 ° C. (first processing temperature).

【0056】なお、配線接続パッド20、24は基板1
7上の配線パターンの引き回しによって端子電極46に
至り、この端子電極46は基板17内の貫通導通穴2
6、層間導通穴(図示せず)を介して面に外部導電端子
27として基板17の下面に配列、露出するようになさ
れる。
The wiring connection pads 20 and 24 are the substrate 1
The wiring pattern on 7 leads to the terminal electrode 46, and this terminal electrode 46 passes through the through hole 2 in the substrate 17.
6. Arranged and exposed as external conductive terminals 27 on the lower surface of the substrate 17 through the interlayer conduction holes (not shown).

【0057】また、基板17でICチップ2をベア・チ
ップ実装する面(以下で裏面又は下面ともいう)の側に
は、図4Bに示すような樹脂等の流れ止めとなるガード
リング7、16(別名:ダム)がエポキシ系またはシリ
コン系の樹脂により印刷法等を用いて所定の個所に設け
られている。図3に示した基板17には複数の配線接続
パッド8,14,20,24や、外部導電端子9,1
5,27、端子電極46等が予め形成されている。この
例で、配線接続パッド24は端子電極46に接続されて
おり、端子電極46は貫通導通穴(スルーホールメッ
キ)26を通じて外部導電端子27に導通されている。
On the side of the substrate 17 on which the IC chip 2 is bare-chip mounted (hereinafter also referred to as the back surface or the bottom surface), guard rings 7 and 16 as shown in FIG. (Also known as dam) is provided at a predetermined position by a printing method or the like using an epoxy-based or silicon-based resin. The board 17 shown in FIG. 3 has a plurality of wiring connection pads 8, 14, 20, 24 and external conductive terminals 9, 1.
5, 27, the terminal electrode 46 and the like are formed in advance. In this example, the wiring connection pad 24 is connected to the terminal electrode 46, and the terminal electrode 46 is electrically connected to the external conductive terminal 27 through the through conduction hole (through hole plating) 26.

【0058】この基板17の所定の個所(図3では右
側)には、電極パッド3を有したICチップ2がダイボ
ンド剤4を用いて接合(マウント)されている。ICチ
ップ2の電極パッド3は、基板17上で金メッキ等がな
された複数の配線接続パッド8に対してワイヤボンド法
を利用して金線5等により結線されている。このワイヤ
ボンディング接合時の温度は例えば、130℃乃至21
0℃(第2の加工温度)程度に設定される。
An IC chip 2 having an electrode pad 3 is bonded (mounted) to a predetermined portion (on the right side in FIG. 3) of the substrate 17 using a die bonding agent 4. The electrode pads 3 of the IC chip 2 are connected to the plurality of wiring connection pads 8 plated with gold or the like on the substrate 17 with gold wires 5 or the like by using the wire bonding method. The temperature at the time of this wire bonding joining is, for example, 130 ° C. to 21 °
It is set to about 0 ° C. (second processing temperature).

【0059】このICチップ2及び金線5上には、エポ
キシ樹脂等6を用いて印刷法またはデスペンス法により
樹脂が封止されている。この配線接続パッド8は基板1
7上の配線パターンの引き回しにより外部導電端子9と
して基板17の下面に整列、露出している。
A resin is sealed on the IC chip 2 and the gold wire 5 by a printing method or a dispensing method using an epoxy resin 6 or the like. This wiring connection pad 8 is the substrate 1
The wiring patterns on 7 are arranged and exposed as external conductive terminals 9 on the lower surface of the substrate 17.

【0060】また、基板17の左側の所定の位置にはI
Cチップ10が接合されている。ICチップ10には、
予めICチップ電極パッド10Aに金等を用いてスタッ
ドバンプ12が形成されている。このスタッドバンプ1
2は配線接続パッド部14の所定の個所に異方性導電膜
13を介在して圧着されるものである。
Further, at a predetermined position on the left side of the board 17, I
The C chip 10 is joined. The IC chip 10 has
The stud bumps 12 are previously formed on the IC chip electrode pads 10A using gold or the like. This stud bump 1
The reference numeral 2 is to be pressure-bonded to a predetermined portion of the wiring connection pad portion 14 with the anisotropic conductive film 13 interposed.

【0061】異方性導電膜13はスタッドバンプ12と
配線接続パッド部14とを導電結合するために設けられ
る。配線接続パッド部14には導電性を良くするために
金メッキ等がなされている。この配線接続パッド14は
基板17上の配線パターンの引き回しにより外部導電端
子15として基板17の下面に整列、露出している。
The anisotropic conductive film 13 is provided for conductively coupling the stud bump 12 and the wiring connection pad portion 14. The wiring connection pad portion 14 is plated with gold or the like to improve conductivity. The wiring connection pads 14 are aligned and exposed as the external conductive terminals 15 on the lower surface of the substrate 17 by routing the wiring pattern on the substrate 17.

【0062】このように、SIP11によれば、基板の
片面に半田接続法を用いてCSP18,トランジスタ、
ダイオード、受動部品22が半田実装され、もう一方の
面にはICチップ2及び10がベア・チップ実装のみさ
れて構成される。このSIP11では外部導電端子27
がICチップ実装面側に配列、露出された形態を有して
いる。
As described above, according to the SIP 11, the CSP 18, transistor, and
The diode and the passive component 22 are mounted by soldering, and the IC chips 2 and 10 are mounted only on the bare chip on the other surface. In this SIP 11, the external conductive terminal 27
Are arranged and exposed on the IC chip mounting surface side.

【0063】従って、基板17で半田接合にて実装する
面はその配線パターンの精度をラフにし、半導体集積回
路のベア・チップのみの実装を行う基板の面はその配線
パターンの精度をファインにするように使い分けができ
る。これにより、基板17の価格を低価格にすることが
できる。
Therefore, the surface of the board 17 to be mounted by soldering makes the accuracy of the wiring pattern rough, and the surface of the board on which only the bare chip of the semiconductor integrated circuit is mounted makes the accuracy of the wiring pattern fine. Can be used properly. As a result, the price of the board 17 can be reduced.

【0064】また、SIP11の形成方法によれば、基
板17の一方の面において、ICチップ電極パッド10
Aに形成されたスタッドバンプ12と配線接続パッド1
4とを位置合わせを行う。その後、ICチップ10をマ
ウントし、異方性導電膜13を介して当該ICチップ1
0および基板17を加熱圧着、硬化させ導通結合するよ
うになされる。
According to the method of forming the SIP 11, the IC chip electrode pad 10 is formed on one surface of the substrate 17.
Stud bump 12 and wiring connection pad 1 formed on A
4 and 4 are aligned. Then, the IC chip 10 is mounted, and the IC chip 1 is mounted via the anisotropic conductive film 13.
0 and the substrate 17 are thermocompression-bonded, hardened, and conductively coupled.

【0065】なお、基板17の他方の面において、外部
導電端子19、受動部品22の外部導電端子23を配線
接続パッド20,24に位置合わせを行いCSP18を
マウントし、リフロー法等で半田接続を行うようになさ
れる。
On the other surface of the substrate 17, the external conductive terminal 19 and the external conductive terminal 23 of the passive component 22 are aligned with the wiring connection pads 20 and 24, the CSP 18 is mounted, and solder connection is performed by a reflow method or the like. To be done.

【0066】その後、基板17の片面にICチップ2や
10がベア・チップ実装のみで実装されるが、この実装
方法はワイヤボンド法または異方性導電膜法あるいは導
電性接着法のみで複数の半導体集積回路をベア・チップ
実装しても良いし、または複数の方法で形成しても良
い。
After that, the IC chips 2 and 10 are mounted on one surface of the substrate 17 only by bare chip mounting. This mounting method is a wire bonding method, an anisotropic conductive film method, or a conductive adhesive method. The semiconductor integrated circuit may be mounted on a bare chip, or may be formed by a plurality of methods.

【0067】従って、両面にチップ・サイズ・パッケー
ジ等ボール端子を有するパッケージの実装を行わないの
で、実装後のストレスによるボール端子破壊を考慮した
ICパッケージのレイアウト設計の難しい配慮をしなく
ても済む。例えば、SIP11の一方の面には配線パタ
ーンを粗く形成することができ、他方の面には高密度に
配線パターンを形成することができる。
Therefore, since packages having ball terminals such as chip size packages on both sides are not mounted, it is not necessary to make difficult consideration in the layout design of the IC package in consideration of ball terminal destruction due to stress after mounting. . For example, the wiring pattern can be roughly formed on one surface of the SIP 11, and the wiring pattern can be formed at a high density on the other surface.

【0068】[アダプタ・ソケット]図5はアダプタ・
ソケット28の構成例を示す斜視図、図6はその表面の
構成例を示す上面図、図7はその裏面の構成例を示す背
面図、図8はその組立て構成例を示す断面図、及び図9
はその接合例を示す正面図である。
[Adapter / Socket] FIG.
6 is a perspective view showing a configuration example of the socket 28, FIG. 6 is a top view showing a configuration example of its front surface, FIG. 7 is a rear view showing a configuration example of its back surface, FIG. 8 is a sectional view showing its assembly configuration example, and FIG. 9
[Fig. 4] is a front view showing an example of the joining.

【0069】この実施例では、図5に示すアダプタ基板
29と枠体33とが一体となったSIP用のアダプタ・
ソケット28を構成し、当該ソケット28はアダプタ基
板29の表面(上面)に、中間接続体37の導通電極と
同位置に配列された内部接続端子の一例となる導電接続
パッド30,30’,31,31’・・・等を有してい
る。
In this embodiment, an adapter for SIP in which the adapter substrate 29 and the frame 33 shown in FIG. 5 are integrated.
The socket 28 is formed, and the socket 28 is a conductive connection pad 30, 30 ′, 31 which is an example of an internal connection terminal arranged on the surface (upper surface) of the adapter substrate 29 at the same position as the conduction electrode of the intermediate connection body 37. , 31 '...

【0070】更に、当該ソケット28はアダプタ基板2
9の内層部を介してアダプタ基板29の裏面(下面)に
自由に配列された外部接続端子の一例となる導通電極端
子32を有し、かつ、SIP11、中間接続体37、導
電部材36,38、スペーサ枠39、抑え枠40を受容
可能な位置決め突起部34を有するものである。
Further, the socket 28 is the adapter substrate 2
9 has a conductive electrode terminal 32, which is an example of an external connection terminal, freely arranged on the back surface (lower surface) of the adapter substrate 29 via the inner layer portion of 9, and the SIP 11, the intermediate connection body 37, and the conductive members 36 and 38. , The spacer frame 39, and the holding frame 40 are included in the positioning protrusion 34.

【0071】このアダプタ・ソケット28を用いること
によって、マザーボード実装時に、SIP11の品質面
のダメージをなくし、かつ効率的に表面実装できるよう
にしたものである。
By using this adapter socket 28, the quality of the SIP 11 is not damaged when the motherboard is mounted, and the surface mounting can be efficiently performed.

【0072】図5に示すSIP用のアダプタ・ソケット
28は表面実装可能な基板接続支持具であって、図2で
説明したようなSIP11、中間接続体37、異方性の
導電部材36,38、スペーサ枠39、抑え枠40を収
納するために上部に開口部55Aを有した箱状の支持部
本体55を備えている。
The SIP adapter socket 28 shown in FIG. 5 is a surface-mountable substrate connection support, and the SIP 11, the intermediate connector 37, and the anisotropic conductive members 36, 38 described in FIG. A box-shaped support portion main body 55 having an opening 55 </ b> A in the upper part for accommodating the spacer frame 39 and the holding frame 40 is provided.

【0073】つまり、図6に示す支持部本体55はこれ
らの部品パーツを受容可能な位置決め突起部(以下でノ
ッチともいう)34を有する枠体33と、導電接続パッ
ド30,30,31,31’等を外部導電端子32に変
換するアダプタ基板29とが一体となって構成されてい
る。アダプタ基板29にはガラスエポキシ基板や、ポリ
イミド基板、アラミド基板等の有機基板又はセラミック
等の無機絶縁基板が使用され、リフロー法の温度に耐え
る材質であればいずれでもよい。
That is, the support body 55 shown in FIG. 6 has a frame 33 having positioning protrusions (hereinafter also referred to as notches) 34 capable of receiving these component parts, and conductive connection pads 30, 30, 31, 31. 'And the like are converted into external conductive terminals 32 and are integrally formed with an adapter substrate 29. As the adapter substrate 29, a glass epoxy substrate, an organic substrate such as a polyimide substrate or an aramid substrate, or an inorganic insulating substrate such as a ceramic is used, and any material can be used as long as it can withstand the temperature of the reflow method.

【0074】また、枠体33の内側面には複数の位置決
め用のノッチ34が設けられ、この導電接続パッド3
0,30’,31,31’等と中間接続体37の貫通電
極とを自己整合的に位置合わせできるようになされてい
る。
A plurality of positioning notches 34 are provided on the inner side surface of the frame 33.
0, 30 ', 31, 31' and the through electrodes of the intermediate connector 37 can be aligned in a self-aligned manner.

【0075】更に、図7に示すアダプタ基板29には、
その表面に複数の外部導電端子32が自由に配列されて
いる。この例では縦方向及び横方向に8×8=64個の
外部導電端子32がマトリクス状に配列されている。外
部導電端子32の形状はボール端子(BGA)又はラン
ド端子(LGA)のいずれかである。
Further, the adapter board 29 shown in FIG.
A plurality of external conductive terminals 32 are freely arranged on the surface. In this example, 8 × 8 = 64 external conductive terminals 32 are arranged in a matrix in the vertical and horizontal directions. The shape of the external conductive terminal 32 is either a ball terminal (BGA) or a land terminal (LGA).

【0076】これと共に、アダプタ基板29の他方の面
には、図6で示したような当該外部導電端子32に接続
するための複数の導電接続パッド30,30’,31,
31’が設けられている。この支持部本体55ではこの
中に収納される、図2に示したようなSIP11や中間
接続体37等を支持するようになされる。
At the same time, on the other surface of the adapter substrate 29, a plurality of conductive connection pads 30, 30 ', 31, for connecting to the external conductive terminals 32 as shown in FIG.
31 'is provided. The support portion main body 55 is configured to support the SIP 11, the intermediate connector 37, etc., which are accommodated therein, as shown in FIG.

【0077】図6に示したアダプタ基板29の上面の導
電接続パッド30,30’,31,31’等はSIP1
1の外部導電端子27,9と同位置、同配列に設けられ
ている。導電接続パッド30,30’,31,31’等
は図8に示すアダプタ基板29の外層パターン59,5
9’、内層パターン57、層間導電穴56,58、図示
しない貫通導電穴等により、アダプタ基板29の表面に
外部導電端子32を構成する外部導電端子パッド32A
〜32F・・・・として自由に変換配列、配置されてい
る。
The conductive connection pads 30, 30 ', 31, 31' on the upper surface of the adapter substrate 29 shown in FIG.
The external conductive terminals 27 and 9 are provided at the same position and in the same arrangement. The conductive connection pads 30, 30 ', 31, 31', etc. are the outer layer patterns 59, 5 of the adapter substrate 29 shown in FIG.
An external conductive terminal pad 32A constituting the external conductive terminal 32 on the surface of the adapter substrate 29 by 9 ', the inner layer pattern 57, the interlayer conductive holes 56, 58, through conductive holes not shown, and the like.
.., 32F ..., Which are freely arranged and arranged.

【0078】なお、アダプタ基板29は端子間隔の拡大
変換をする際に、両面銅箔基板等で形成することができ
るが、1枚の両面基板で足りない場合は多層基板により
形成するようになされる。図8に示すアダプタ基板29
では例えば、上部基板29A、中間基板29B及び下部
基板29Cから成り、各々の基板には両面又は/及び片
面銅箔基板が使用される。
The adapter board 29 can be formed of a double-sided copper foil board or the like when expanding and converting the terminal space. However, when one double-sided board is not enough, it is formed of a multi-layer board. It Adapter board 29 shown in FIG.
Then, for example, it is composed of an upper substrate 29A, an intermediate substrate 29B and a lower substrate 29C, and a double-sided and / or single-sided copper foil substrate is used for each substrate.

【0079】上述した上面の導電接続パッド30,3
0’,31,31’等と下面の外部導電端子32とは中
間基板29Bに形成したスルーホールメッキ等により電
気的に接続される。例えば、中間基板29Bでは上面の
導電接続パッド31に接続され、上部基板29Aを貫く
層間導電穴(スルーホール)56を受けて横方向に内層
パターン57が延ばされる。そして、下部基板29Cを
貫く層間導電穴(スルーホール)58に接続して外部導
電端子32Eに至るようになされる。これにより、アダ
プタ基板29で端子間隔を拡大変換することができる。
The conductive connection pads 30, 3 on the upper surface described above
0 ', 31, 31' and the like and the external conductive terminals 32 on the lower surface are electrically connected by through-hole plating or the like formed on the intermediate substrate 29B. For example, in the intermediate substrate 29B, the inner layer pattern 57 is extended in the lateral direction by being connected to the conductive connection pad 31 on the upper surface and receiving the interlayer conductive hole (through hole) 56 penetrating the upper substrate 29A. Then, it is connected to an interlayer conductive hole (through hole) 58 penetrating the lower substrate 29C to reach the external conductive terminal 32E. As a result, the adapter substrate 29 can enlarge and convert the terminal interval.

【0080】この枠体33はアダプタ基板29と一体と
なっており、アダプタ基板29にある位置決め穴によ
り、外形、内法の位置を精度良く確保された状態でエポ
キシ系等の有機絶縁材料を用いてトランスファモールド
法等によりアダプタ基板29と一体成型される。
The frame 33 is integrated with the adapter substrate 29, and an organic insulating material such as epoxy is used in a state where the positioning hole in the adapter substrate 29 ensures the outer shape and the inner position accurately. Are integrally molded with the adapter substrate 29 by a transfer molding method or the like.

【0081】この例で枠体33とアダプタ基板29とを
接合する方法を採る場合は、図8Aに示すように、予め
位置決めピン54を有する枠体33が、エポキシ系等の
有機絶縁材料を用いて射出金型又は圧縮成形することに
より準備される。また、図8Bに示すアダプタ基板29
には予め位置決めの穴53が設けられ、外形、内法等の
位置を精度良く確保される。
In the case of adopting the method of joining the frame 33 and the adapter substrate 29 in this example, as shown in FIG. 8A, the frame 33 having the positioning pins 54 in advance is made of an organic insulating material such as epoxy. By injection molding or compression molding. Also, the adapter board 29 shown in FIG. 8B
A positioning hole 53 is provided in advance to secure the positions such as the outer shape and the inner diameter with high accuracy.

【0082】そして、アダプタ基板29の位置決め穴5
3に、位置決めピン54を圧入固着または接着剤を用
い、接着して一体化しても良い。このアダプタ・ソケッ
ト28の製作は個片であっても、複数の集合体で完成
後、個片に切り離しても良い。この接合により図9に示
すような支持部本体55を形成することができる。
Then, the positioning hole 5 of the adapter substrate 29
3, the positioning pin 54 may be press-fitted or fixed to it, or an adhesive may be used to bond the positioning pin 54 to be integrated. The adapter socket 28 may be manufactured as an individual piece, or may be separated into individual pieces after completed with a plurality of aggregates. By this joining, the supporting portion main body 55 as shown in FIG. 9 can be formed.

【0083】この外部導電端子パッド32A〜32Fに
は図1で説明したような半田等の導電ボール64が半田
等62で導電接続される。なお、外部導電端子32の形
状はボール電極いわゆるBGA(Ball Grid Array)
でも、ランド電極いわゆるLGA(Land Grid Arra
y)のいずれでも良い。
To the external conductive terminal pads 32A to 32F, conductive balls 64 made of solder or the like as described with reference to FIG. The shape of the external conductive terminal 32 is a ball electrode, so-called BGA (Ball Grid Array).
However, the land electrode, so-called LGA (Land Grid Arra)
Any of y) is acceptable.

【0084】更に、枠体33の上部には締結用のネジ穴
35が設けらている。これは、アダプタ・ソケット28
において、支持部本体55の開口部55Aを塞ぐための
抑え板41を取り付けるためである(図2参照)。この
抑え板41は支持部本体55にネジ42によって係止さ
れると共に、SIP11を中間接続体37を通じて支持
部本体55の底部に押し付けるようになされる。
Further, a screw hole 35 for fastening is provided in the upper portion of the frame 33. This is the adapter socket 28
In order to attach the holding plate 41 for closing the opening 55A of the support portion main body 55 (see FIG. 2). The holding plate 41 is locked to the support portion main body 55 by the screw 42, and the SIP 11 is pressed against the bottom portion of the support portion main body 55 through the intermediate connector 37.

【0085】これにより、中間接続体37の導通電極と
同位置に配列された導通電極パッド30,30’,3
1,31’等をアダプタ基板29の表面(上面)に有
し、そのアダプタ基板29の内層部を介して基板の裏面
(下面)に自由に配列された外部導電端子32を有し、
かつ、SIP11、中間接続体37、異方性の導電部材
36,38、絶縁スペーサ枠39、抑え枠40を受容可
能な位置決め用のノッチ34を有する枠体33が一体と
なった表面実装用のアダプタ・ソケット28を提供する
ことができる。
As a result, the conductive electrode pads 30, 30 ′, 3 arranged at the same positions as the conductive electrodes of the intermediate connector 37.
1, 31 'and the like on the front surface (upper surface) of the adapter board 29, and the external conductive terminals 32 freely arranged on the back surface (lower surface) of the board via the inner layer portion of the adapter board 29,
In addition, the SIP 11, the intermediate connector 37, the anisotropic conductive members 36 and 38, the insulating spacer frame 39, and the frame 33 having the positioning notch 34 that can receive the holding frame 40 are integrated for surface mounting. An adapter socket 28 can be provided.

【0086】また、アダプタ・ソケット28によれば、
他のICパッケージ、部品等と混載、一括半田接続をす
る際も熱容量が小さいので、その条件範囲を広く設定す
ることができる。さらに、アダプタ・ソケット28のみ
で軽量であり、セルフアライン効果が大きくなるので、
高いマウントの精度を必要としなくなる。
According to the adapter socket 28,
Since the heat capacity is small even when mixedly mounted with other IC packages, parts, etc., and collectively soldered, the condition range can be set wide. Furthermore, since it is lightweight only with the adapter socket 28, the self-alignment effect becomes large,
Eliminates the need for high mount accuracy.

【0087】更に、SIP11の外部導電端子9,27
の配列を任意にしたり、配列の間隔を狭くしても、アダ
プタ・ソケット28により配置、配列を変換することが
できるので、実装をし易くアダプタ・ソケット28の外
部導電端子32を再配置することができる。
Furthermore, the external conductive terminals 9 and 27 of the SIP 11 are provided.
The arrangement and arrangement can be changed by the adapter / socket 28 even if the arrangement is arbitrarily arranged or the arrangement space is narrowed, so that the external conductive terminal 32 of the adapter / socket 28 can be rearranged easily. You can

【0088】[中間接続体]図10は中間接続体37の
構成例を示す斜視図である。図10に示す中間接続体3
7はSIP11と共に、アダプタ・ソケット28内に収
納されるものであり、配線部材の一例となる複数の貫通
導通電極48を有している。中間接続体37は当該SI
P11とアダプタ・ソケット28との間に設けられる。
SIP11の外部導電端子9,27とアダプタ基板29
の上面の導電接続パッド30,30’,31,31’と
の導電を仲介するためである。
[Intermediate Connector] FIG. 10 is a perspective view showing an example of the configuration of the intermediate connector 37. Intermediate connector 3 shown in FIG.
7 is housed in the adapter socket 28 together with the SIP 11, and has a plurality of through conduction electrodes 48 which are an example of a wiring member. The intermediate connector 37 is the SI
It is provided between P11 and the adapter socket 28.
External conductive terminals 9 and 27 of SIP 11 and adapter substrate 29
This is for mediating the conduction with the conductive connection pads 30, 30 ', 31, 31' on the upper surface of the.

【0089】この中間接続体37は四角形の環状を有し
た絶縁性の枠体37’から成り、その枠体37’には上
下面を接続するように貫通導通電極48が形成されてい
る。枠体37’の環状部37AにはSIP11のICチ
ップ2及び10のベア・チップ実装部が収まるようにな
される。貫通導通電極48は枠体37’において、SI
P11の端子電極9,27と同位置に配列されている。
この貫通導通電極48を通じてSIP11の複数の端子
電極9,27と、アダプタ・ソケット28の複数の導通
接続パッド30,31等を電気的に接続するようになさ
れる。
The intermediate connecting body 37 is composed of an insulating frame body 37 'having a quadrangular ring shape, and through conductive electrodes 48 are formed on the frame body 37' so as to connect the upper and lower surfaces thereof. The bare chip mounting portions of the SIP chips 2 and 10 of the SIP 11 are accommodated in the annular portion 37A of the frame body 37 '. The through conduction electrode 48 is connected to the SI in the frame 37 '.
It is arranged at the same position as the terminal electrodes 9 and 27 of P11.
Through the through conduction electrodes 48, the plurality of terminal electrodes 9 and 27 of the SIP 11 and the plurality of conduction connection pads 30 and 31 of the adapter socket 28 are electrically connected.

【0090】この例で、中間接続体37の上面にはSI
P11の外部導電端子9、27と同位置、同配列に導電
接続パッド47、50が設けられ、それぞれ貫通導通電
極(スルーホールメッキ)48、51によって下面の導
通接続パッド49、52に導通されている。
In this example, the upper surface of the intermediate connector 37 has SI
Conductive connection pads 47 and 50 are provided at the same positions and in the same arrangement as the external conductive terminals 9 and 27 of P11, and are electrically connected to the conductive connection pads 49 and 52 on the lower surface by through conduction electrodes (through hole plating) 48 and 51, respectively. There is.

【0091】この枠体37’の材質は有機絶縁材料また
は無機絶縁材料のいずれでも良い。枠体37’の製作に
関しては個片でも複数個の集合体で完成時に切り離して
も良い。なお、この中間接続体37はSIP11の上面
の形状の高さ寸法に対する間隔を保持するスペーサー機
能を有している。二以上のSIP11を積み重ねる場合
は、当該SIP11と他のSIP11との間にも中間接
続体37を設けるようになされる。
The material of the frame 37 'may be either an organic insulating material or an inorganic insulating material. Regarding the production of the frame body 37 ', it may be separated into individual pieces or a plurality of aggregates at the time of completion. The intermediate connecting body 37 has a spacer function of keeping a space with respect to the height dimension of the shape of the upper surface of the SIP 11. When stacking two or more SIPs 11, the intermediate connector 37 is provided between the SIP 11 and another SIP 11.

【0092】この例で、実装用のアダプタ・ソケット2
8内において、中間接続体37が挿入され、アダプタ基
板29の表面(上面)の導通接続パッド30,31とS
IP11の端子電極9,15,27等とは、異方性の導
電部材36,38及び、導通接続パッド49,52、貫
通導通電極48,51、導通接続パッド47,50等を
有する絶縁性の枠体37’を介して導通するようになさ
れる。
In this example, the adapter socket 2 for mounting
8, the intermediate connector 37 is inserted, and the conductive connection pads 30, 31 and S on the surface (upper surface) of the adapter substrate 29 are connected.
The terminal electrodes 9, 15, 27, etc. of the IP11 are insulating and have anisotropic conductive members 36, 38, conductive connection pads 49, 52, through conductive electrodes 48, 51, conductive connection pads 47, 50, etc. The frame 37 'is electrically connected.

【0093】続いて、本発明に係る実施例としての基板
接続方法について説明をする。図11〜図13は電子部
品両面実装基板複合体101の組立て例(その1〜3)
を示す工程図である。
Next, a substrate connecting method as an embodiment according to the present invention will be described. 11 to 13 show assembling examples (parts 1 to 3) of the electronic component double-sided mounting board composite body 101.
FIG.

【0094】この実施例では、上述したアダプタ・ソケ
ット28にSIP11を実装しないままの支持部本体5
5を単体でまずマザーボード43にリフロー法等により
接合した後に、アダプタ・ソケット28内にSIP11
を実装して電子部品両面実装基板複合体101を構成す
る場合を前提とする。
In this embodiment, the support body 5 without mounting the SIP 11 on the adapter socket 28 described above.
5 is singly joined to the motherboard 43 by a reflow method or the like, and then the SIP 11 is placed in the adapter socket 28.
It is premised that the electronic component double-sided mounting board composite body 101 is configured by mounting.

【0095】もちろん、所定の位置に複数の端子電極
9,15,27、ICチップ2,10、及びCSP18
等を実装したSIP11と、一方の面に複数の外部導電
端子32を有し、かつ、他方の面に当該外部導電端子3
2に接続された複数の導通接続パッド30,31を有し
たアダプタ・ソケット28と、複数の貫通導通電極4
8、51等を有した中間接続体37とを予め準備する。
Of course, the plurality of terminal electrodes 9, 15, 27, the IC chips 2, 10 and the CSP 18 are provided at predetermined positions.
And the like, and a plurality of external conductive terminals 32 on one surface, and the external conductive terminal 3 on the other surface.
Adapter socket 28 having a plurality of conductive connection pads 30 and 31 connected to 2 and a plurality of through conductive electrodes 4
An intermediate connector 37 having 8, 51 and the like is prepared in advance.

【0096】その後、このアダプタ・ソケット28内に
異方性の導電部材36、中間接続体37、異方性の導電
部材38、SIP11、絶縁スペーサ枠39、抑え枠4
0を順次挿入し、その後、抑え板41と当該ソケット2
8とをネジ42で押し圧締結して、マザーボード43へ
の表面実装を実現する場合を想定する。
Thereafter, in the adapter socket 28, the anisotropic conductive member 36, the intermediate connector 37, the anisotropic conductive member 38, the SIP 11, the insulating spacer frame 39, and the holding frame 4 are provided.
0 in order, and then the pressing plate 41 and the socket 2
It is assumed that 8 and 8 are pressed and fastened with a screw 42 to realize surface mounting on the motherboard 43.

【0097】これを組立条件として、まず最初に図11
Aに示すマザーボード43にアダプタ・ソケット28を
取り付ける(表面実装)。このマザーボード43上には
回路配線パターン群(図示せず)、アダプタ・ソケット
28の外部導電端子32、64と同位置に配列された導
通電極パッド44、65および他のマウントすべきIC
チップ等の電子部品の導通電極パッド(図示せず)が形
成されている。
With this as an assembling condition, first, FIG.
The adapter socket 28 is attached to the motherboard 43 shown in A (surface mounting). On this motherboard 43, a circuit wiring pattern group (not shown), conductive electrode pads 44 and 65 arranged at the same positions as the external conductive terminals 32 and 64 of the adapter socket 28, and other ICs to be mounted.
Conductive electrode pads (not shown) for electronic components such as chips are formed.

【0098】この時点では、アダプタ・ソケット28内
に中間接続体37及びSIP11が取り付けられていな
いので、半田接続温度等を比較的高温に設定することが
でき、鉛レス半田等を使用して、マザーボード43とア
ダプタ・ソケット28とを接合することができる。
At this point, since the intermediate connector 37 and the SIP 11 are not mounted in the adapter socket 28, the solder connection temperature and the like can be set to a relatively high temperature, and leadless solder or the like can be used. The motherboard 43 and the adapter socket 28 can be joined together.

【0099】例えば、半田接合をさせるこの導通電極パ
ッド44、65等にスクーリン法等により半田を印刷、
塗布する。その後、導通電極パッド44、65と外部導
電端子32、64の位置を合わせて、アダプタ・ソケッ
ト28をマウントし、リフロー法等により半田を加熱溶
融し半田接続を行う。この際に他の電子部品等と混載、
これらのマウントが行われる。これにより、アダプタ・
ソケット28はマザーボード43の所定の位置に導通マ
ウントされる。
For example, solder is printed on the conductive electrode pads 44, 65, etc., which are to be solder-joined, by the screen method or the like.
Apply. After that, the conductive electrode pads 44, 65 and the external conductive terminals 32, 64 are aligned with each other, the adapter socket 28 is mounted, and the solder is heated and melted by a reflow method or the like to make solder connection. At this time, mixed mounting with other electronic components,
These mounts are done. This allows the adapter
The socket 28 is conductively mounted at a predetermined position on the motherboard 43.

【0100】その後、図11Bに示すアダプタ・ソケッ
ト28内で位置決め用のノッチ34をガイドにして異方
性の導電部材36及び中間接続体37を順に収納する。
中間接続体37の上面にはSIP11の外部導電端子
9、27と同位置、同配列に導電接続パッド47、50
が設けられており、それぞれ貫通導通電極(スルーホー
ルメッキ)48、51によって下面の導通接続パッド4
9、52に導通されている絶縁性の枠体37’が使用さ
れる。
Then, in the adapter socket 28 shown in FIG. 11B, the anisotropic conductive member 36 and the intermediate connector 37 are sequentially housed with the positioning notch 34 as a guide.
On the upper surface of the intermediate connector 37, the conductive connection pads 47, 50 are arranged at the same positions and in the same positions as the external conductive terminals 9, 27 of the SIP 11.
Are provided, and conductive connection pads 4 on the lower surface are formed by through conductive electrodes (through-hole plating) 48 and 51, respectively.
An insulative frame 37 ', which is electrically connected to 9, 52, is used.

【0101】また、導電部材36には異方性導電ゴムま
たは異方性導電シートを使用する。このとき、アダプタ
基板29の表面(上面)の導通接続パッド30,3
0’,31,31’等と中間接続体37の導通接続パッ
ド49,52との間に異方性の導電部材36が挟み込ま
れる。
An anisotropic conductive rubber or an anisotropic conductive sheet is used for the conductive member 36. At this time, the conductive connection pads 30, 3 on the surface (upper surface) of the adapter substrate 29
An anisotropic conductive member 36 is sandwiched between 0 ', 31, 31' and the conductive connection pads 49, 52 of the intermediate connector 37.

【0102】その後、図12に示すアダプタ・ソケット
28内で位置決め用のノッチ34をガイドにして異方性
の導電部材38及びSIP11を順に挿入する。導電部
材38には異方性導電ゴムまたは異方性導電シートを使
用する。このとき、中間接続体37の導通接続パッド4
7,50等とSIP11の端子電極9,15,27等と
の間に異方性の導電部材38が挟み込まれる。
Then, in the adapter socket 28 shown in FIG. 12, the anisotropic conductive member 38 and the SIP 11 are sequentially inserted using the positioning notch 34 as a guide. An anisotropic conductive rubber or an anisotropic conductive sheet is used for the conductive member 38. At this time, the conductive connection pad 4 of the intermediate connection body 37
An anisotropic conductive member 38 is sandwiched between 7, 50 and the like and the terminal electrodes 9, 15, 27 and the like of the SIP 11.

【0103】その後、図13に示すアダプタ・ソケット
28内で位置決め用のノッチ34をガイドにして絶縁ス
ペーサ枠39及び抑え枠40を順に挿入した後に、抑え
板41をかぶせてネジ42で四隅を締結し固定する。こ
のとき、ネジ穴35にネジ42がねじ込まれると共に、
抑え板41が絶縁スペーサ枠39及び抑え枠40を介し
てSIP11を圧着するようになされる。
After that, after inserting the insulating spacer frame 39 and the holding frame 40 in order in the adapter socket 28 shown in FIG. 13 using the positioning notches 34 as guides, the holding plate 41 is covered and the four corners are fastened with the screws 42. And fix it. At this time, the screw 42 is screwed into the screw hole 35,
The holding plate 41 is configured to press the SIP 11 through the insulating spacer frame 39 and the holding frame 40.

【0104】この結果、アダプタ基板29の表面(上
面)の導通接続パッド30,30’,31,31’等と
中間接続体37の導通接続パッド49,52とが異方性
の導電部材36により導通される。中間接続体37の導
通接続パッド47,50等とSIP11の外部導電端子
27,9,15等とが異方性の導電部材38によって導
通される。
As a result, the conductive connection pads 30, 30 ', 31, 31' and the like on the surface (upper surface) of the adapter substrate 29 and the conductive connection pads 49, 52 of the intermediate connector 37 are formed by the anisotropic conductive member 36. It is conducted. The conductive connection pads 47, 50, etc. of the intermediate connector 37 and the external conductive terminals 27, 9, 15, etc. of the SIP 11 are electrically connected by the anisotropic conductive member 38.

【0105】このとき、SIP11の外部導電端子27
は異方性の導電部材38を経て、中間接続体37の上面
の導電接続パッド47へ導通し、貫通導電穴48を通じ
下面の導電接続パッド49に通じ、さらに、異方性の導
電部材36を経てアダプタ・ソケット28のアダプタ基
板29の上面の導電接続パッド30に導通する。
At this time, the external conductive terminal 27 of the SIP 11
Passes through the anisotropic conductive member 38, conducts to the conductive connection pad 47 on the upper surface of the intermediate connector 37, communicates with the conductive connection pad 49 on the lower surface through the through conductive hole 48, and further connects the anisotropic conductive member 36. Then, the conductive connection pads 30 on the upper surface of the adapter substrate 29 of the adapter socket 28 are electrically connected.

【0106】この結果、アダプタ・ソケット28のアダ
プタ基板29の外層パターン59,59’、貫通導電穴
60を通じ外部導電端子パッド32F、導電ボール端子
32(64)を経て、マザーボード43上の導電電極パ
ッド44,65に導通されることになる。
As a result, through the outer layer patterns 59 and 59 'of the adapter substrate 29 of the adapter socket 28, the through conductive hole 60, the external conductive terminal pad 32F and the conductive ball terminal 32 (64), the conductive electrode pad on the mother board 43. It will be electrically connected to 44 and 65.

【0107】また、SIP11の外部導電端子9は異方
性の導電部材38を経て、中間接続体37の上面の導電
接続パッド50へ導通し、貫通導電穴51を通じ下面の
導電接続パッド52に通じ、さらに、異方性の導電部材
36を経てアダプタ・ソケット28のアダプタ基板29
の上面の導電接続パッド31に導通する。
The external conductive terminal 9 of the SIP 11 is electrically connected to the conductive connection pad 50 on the upper surface of the intermediate connector 37 through the anisotropic conductive member 38, and is connected to the conductive connection pad 52 on the lower surface through the through conductive hole 51. Further, via the anisotropic conductive member 36, the adapter board 29 of the adapter socket 28.
Conducts to the conductive connection pad 31 on the upper surface of the.

【0108】この結果、アダプタ・ソケット28のアダ
プタ基板29の層間導通穴56、内層パターン57、層
間導通穴58を通じ外部導電端子パッド32E、導電ボ
ール端子64を経て、マザーボード43上の導電電極パ
ッド65に導通されることになる。SIP11の外部導
電端子27等とアダプタ・ソケット28の外部導電端子
32とが各パーツを介して電気的に導通された組み立て
体となる。これにより、電子部品両面実装基板複合体1
01が完成する。
As a result, the conductive electrode pad 65 on the mother board 43 is passed through the interlayer conductive hole 56, the inner layer pattern 57 and the interlayer conductive hole 58 of the adapter substrate 29 of the adapter socket 28, the external conductive terminal pad 32E and the conductive ball terminal 64. Will be conducted to. The external conductive terminal 27 and the like of the SIP 11 and the external conductive terminal 32 of the adapter socket 28 are electrically connected to each other through the respective parts to form an assembly. Thus, the electronic component double-sided mounting board composite 1
01 is completed.

【0109】このように、本発明に係る実施例としての
電子部品両面実装基板複合体101及びその組立実装方
法によれば、SIP11を収納した電子部品組立て体を
構成する場合に、図9に示したアダプタ・ソケット28
を準備し、その中で中間接続体37の導通接続パッド4
9,52、貫通導通電極48,51、導通接続パッド4
7,50等によってSIP11の複数の端子電極27,
9,15等と、アダプタ・ソケット28の複数の導通接
続パッド30,31とを電気的に接続するようになされ
る。
As described above, according to the electronic component double-sided mounting board composite body 101 and the method for assembling and mounting the electronic component as the embodiment according to the present invention, when the electronic component assembly containing the SIP 11 is constructed, it is shown in FIG. Adapter socket 28
, In which the conductive connection pad 4 of the intermediate connector 37 is prepared.
9, 52, through conduction electrodes 48, 51, conduction connection pad 4
7, 50, etc., the plurality of terminal electrodes 27 of the SIP 11,
9 and 15 and the like and the plurality of conductive connection pads 30 and 31 of the adapter socket 28 are electrically connected.

【0110】従って、SIP11においてはCSP18
やICチップ2,10の両面実装が可能となり、アダプ
タ・ソケット28においては被実装面に対して面実装が
可能となる。しかも、SIP11をアダプタ・ソケット
28に実装する際には、一切の加熱工程を必要としない
ので、品質面での劣化が一切なく、実装後も直接半田接
合等を必要としないので、熱応力ストレス等による接続
部の劣化を防止できる。
Therefore, in SIP11, CSP18
The IC chips 2 and 10 can be mounted on both sides, and the adapter socket 28 can be mounted on the mounting surface. Moreover, when the SIP 11 is mounted on the adapter socket 28, no heating step is required, so that there is no deterioration in quality and no direct soldering or the like is required even after mounting. It is possible to prevent the deterioration of the connection portion due to the above.

【0111】これにより、CSP18やICチップ2,
10を高密度に実装したシステム・イン・パッケージ等
の電子部品組立て体を提供することができる。SIP1
1で故障等が発生した際は、その交換を容易に行うこと
ができる。従って、電子部品両面実装基板複合体101
の価格を低廉化することができる。
As a result, the CSP 18 and the IC chip 2,
It is possible to provide an electronic component assembly such as a system-in-package in which 10 are mounted at high density. SIP1
When a failure or the like occurs in No. 1, the replacement can be easily performed. Therefore, the electronic component double-sided mounting board composite body 101
The price of can be reduced.

【0112】この電子部品両面実装基板複合体101の
組立て例によれば、SIP11をマザーボード43へ表
面実装をすることができるばかりか、アダプタ・ソケッ
ト28をテスト・ボードにマウントすることによりSI
P用の測定用ソケットとしても使用することができる。
According to the example of assembling the electronic component double-sided mounting board composite body 101, not only the SIP 11 can be surface-mounted on the mother board 43, but also by mounting the adapter socket 28 on the test board, SI can be realized.
It can also be used as a measuring socket for P.

【0113】[0113]

【発明の効果】以上説明したように、本発明に係る電子
部品実装基板複合体によれば、一以上の電子部品実装基
板を積み重ねて電子部品組立て体を構成する場合に、複
数の導通用の配線部材を有して電子部品実装基板と他の
電子部品実装基板との間又は/及び当該電子部品実装基
板と基板接続支持具との間に中間接続体を備え、この中
間接続体の配線部材によって電子部品実装基板の複数の
端子電極と、基板接続支持具の複数の内部接続端子とを
電気的に接続するようにしたものである。
As described above, according to the electronic component mounting board composite body of the present invention, when a plurality of electronic component mounting boards are stacked to form an electronic component assembly, a plurality of conductive components are used. An intermediate connecting body is provided between the electronic component mounting board and another electronic component mounting board having a wiring member and / or between the electronic component mounting board and the board connection support, and the wiring member of the intermediate connecting body. With this, a plurality of terminal electrodes of the electronic component mounting board and a plurality of internal connection terminals of the board connection support are electrically connected.

【0114】この構成によって、電子部品実装基板にお
いては電子部品の両面実装が可能となり、基板接続支持
具においては被実装面に対して面実装が可能となる。従
って、電子部品を高密度に実装したシステム・イン・パ
ッケージ等の電子部品組立て体を提供することができ
る。
With this structure, both sides of the electronic component can be mounted on the electronic component mounting board, and surface mounting can be performed on the mounting surface of the board connecting support. Therefore, it is possible to provide an electronic component assembly such as a system-in-package in which electronic components are mounted at high density.

【0115】本発明に係る電子部品実装基板複合体の組
立実装方法によれば、所定の位置に複数の端子電極及び
電子部品を実装した電子部品実装基板と、一方の面に複
数の外部接続端子を有し、かつ、他方の面に当該外部接
続端子に接続された複数の内部接続端子を有した基板接
続支持具と、複数の導通用の配線部材を有した中間接続
体とを予め形成し、その後、被実装基板に基板接続支持
具を取り付けた後に、中間接続体及び電子部品実装基板
を基板接続支持具に取り付けるようになされる。
According to the method for assembling and mounting an electronic component mounting board composite body according to the present invention, an electronic component mounting board having a plurality of terminal electrodes and electronic components mounted at predetermined positions, and a plurality of external connection terminals on one surface. And a substrate connecting support having a plurality of internal connecting terminals connected to the external connecting terminals on the other surface, and an intermediate connecting body having a plurality of wiring members for conduction are formed in advance. After that, after mounting the board connection support tool on the mounting board, the intermediate connector and the electronic component mounting board are mounted on the board connection support tool.

【0116】この構成によって、基板接続支持具を被実
装基板に表面実装する時点で、中間接続体及び電子部品
実装基板が取り付けられていないので、半田接続温度等
を比較的高温に設定することができ、鉛レス半田等を使
用して、被実装基板と基板接続支持具とを接合すること
ができる。
With this configuration, since the intermediate connector and the electronic component mounting board are not attached at the time of surface mounting the board connection support on the mounting board, the solder connection temperature and the like can be set to a relatively high temperature. It is possible to join the mounted substrate and the board connection support tool by using leadless solder or the like.

【0117】しかも、電子部品実装基板を基板接続支持
具に実装する際には、一切の加熱工程を必要としないの
で、品質面での劣化が一切なく、実装後も直接半田接合
等を必要としないので、熱応力ストレス等による接続部
の劣化を防止できる。この発明は半導体チップや、IC
パッケージ、トランジスタ、ダイオードパッケージ、受
動部品等を高密度に実装したシステム・イン・パッケー
ジに適用して極めて好適である。
Moreover, when mounting the electronic component mounting board on the board connecting support, no heating step is required, so that there is no deterioration in quality and direct soldering or the like is required even after mounting. Since it does not, it is possible to prevent deterioration of the connection portion due to thermal stress stress or the like. This invention is a semiconductor chip or IC
It is extremely suitable for application to a system-in-package in which a package, a transistor, a diode package, a passive component, etc. are mounted in high density.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係る実施形態としての電子部品実装基
板複合体100の構成例を示す断面図である。
FIG. 1 is a cross-sectional view showing a configuration example of an electronic component mounting board composite body 100 as an embodiment according to the invention.

【図2】本発明に係る実施例としての電子部品両面実装
基板複合体101の構成例を示す斜視図である。
FIG. 2 is a perspective view showing a configuration example of an electronic component double-sided mounting board composite body 101 as an embodiment according to the present invention.

【図3】電子部品両面実装基板11の構成例を示す断面
図である。
FIG. 3 is a cross-sectional view showing a configuration example of an electronic component double-sided mounting substrate 11.

【図4】Aは電子部品両面実装基板11の表面の構成例
を示す上面図、Bはその裏面の構成例を示す背面図であ
る。
FIG. 4A is a top view showing a configuration example of the front surface of the electronic component double-sided mounting substrate 11, and B is a rear view showing a configuration example of the back surface thereof.

【図5】アダプタ・ソケット28の構成例を示す斜視図
である。
5 is a perspective view showing a configuration example of an adapter socket 28. FIG.

【図6】アダプタ・ソケット28の表面の構成例を示す
上面図である。
FIG. 6 is a top view showing a configuration example of the surface of an adapter socket 28.

【図7】アダプタ・ソケット28の裏面の構成例を示す
背面図である。
7 is a rear view showing a configuration example of the back surface of the adapter socket 28. FIG.

【図8】アダプタ・ソケット28の組立て構成例を示す
断面図である。
FIG. 8 is a cross-sectional view showing an example of an assembled configuration of the adapter socket 28.

【図9】アダプタ・ソケット28の接合例を示す正面図
である。
9 is a front view showing an example of joining the adapter socket 28. FIG.

【図10】中間接続体37の構成例を示す斜視図であ
る。
FIG. 10 is a perspective view showing a configuration example of an intermediate connection body 37.

【図11】A及びBは電子部品両面実装基板複合体10
1の組立て例(その1)を示す工程図である。
11A and 11B are electronic component double-sided mounting board composite bodies 10;
It is a flowchart showing an example (1) of assembling of 1.

【図12】電子部品両面実装基板複合体101の組立て
例(その2)を示す工程図である。
FIG. 12 is a process diagram showing an assembly example (No. 2) of the electronic component double-sided mounting board composite body 101.

【図13】電子部品両面実装基板複合体101の組立て
例(その3)を示す工程図である。
FIG. 13 is a process drawing showing an example (3) of assembling the electronic component double-sided mounting board composite body 101.

【図14】従来例に係る電子部品両面実装基板102の
組立て構成例を示す断面図である。
FIG. 14 is a cross-sectional view showing an example of an assembled configuration of a double-sided electronic component mounting substrate 102 according to a conventional example.

【符号の説明】[Explanation of symbols]

1・・・電子部品実装基板、9,15,19,23,2
7,32・・・外部導電端子、11・・・システム・イ
ン・パッケージ(SIP:電子部品両面実装基板)、1
8・・・チップ・スケール・パッケージ(CSP:電子
部品)、28・・・アダプタ・ソケット(基板接続支持
具)、29・・・アダプタ基板(底板部)、30,31
・・・内部接続端子、32・・・外部接続端子、33・
・・枠体、34・・・ノッチ(突起部)、37・・・中
間接続体、41・・・抑え板(蓋体)、42・・・ネジ
(係止部材)、46・・・端子電極、48・・・貫通導
通電極、55・・・支持部本体、100・・・電子部品
実装基板複合体、101・・・電子部品両面実装基板複
合体
1 ... Electronic component mounting board, 9, 15, 19, 23, 2
7, 32 ... External conductive terminals, 11 ... System in package (SIP: Electronic component double-sided mounting board), 1
8 ... Chip scale package (CSP: electronic component), 28 ... Adapter socket (board connecting support), 29 ... Adapter board (bottom plate part), 30, 31
... Internal connection terminals, 32 ... External connection terminals, 33 ...
..Frames, 34 ... Notches (projections), 37 ... Intermediate connectors, 41 ... Suppression plates (lids), 42 ... Screws (locking members), 46 ... Terminals Electrodes, 48 ... Penetration conducting electrodes, 55 ... Support body, 100 ... Electronic component mounting board composite, 101 ... Electronic component double mounting board composite

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.7 識別記号 FI テーマコート゛(参考) H05K 3/46 H01L 25/14 Z Fターム(参考) 5E336 AA04 AA14 BB02 BB03 CC31 CC55 CC58 EE03 EE20 GG30 5E344 AA01 AA16 AA19 AA22 BB06 BB08 BB10 CC05 CC24 CD02 CD19 DD02 DD06 EE13 5E346 AA22 AA43 CC04 CC09 CC10 CC16 CC32 DD02 EE04 EE12 FF07 GG14 GG15 GG17 GG19 GG25 GG28 HH22 ─────────────────────────────────────────────────── ─── Continuation of front page (51) Int.Cl. 7 Identification code FI theme code (reference) H05K 3/46 H01L 25/14 ZF term (reference) 5E336 AA04 AA14 BB02 BB03 CC31 CC55 CC58 EE03 EE20 GG30 5E344 AA01 AA16 AA19 AA22 BB06 BB08 BB10 CC05 CC24 CD02 CD19 DD02 DD06 EE13 5E346 AA22 AA43 CC04 CC09 CC10 CC16 CC32 DD02 EE04 EE12 FF07 GG14 GG15 GG17 GG19 GG25 GG28 HH22

Claims (16)

【特許請求の範囲】[Claims] 【請求項1】 一以上の電子部品実装基板を積み重ねて
複合化した電子部品組立て体であって、 所定の位置に複数の端子電極を有し、かつ、複数の電子
部品を実装した電子部品実装基板と、 一方の面に複数の外部接続端子を有し、かつ、当該外部
接続端子に接続された複数の内部接続端子を他方の面に
有して前記電子部品実装基板を支持する基板接続支持具
と、 複数の導通用の配線部材を有して前記電子部品実装基板
と他の電子部品実装基板との間又は/及び当該電子部品
実装基板と前記基板接続支持具との間に設けられた中間
接続体とを備え、 前記中間接続体は、 前記電子部品実装基板の複数の端子電極と、前記基板接
続支持具の複数の内部接続端子とを前記配線部材によっ
て電気的に接続するようにしたことを特徴とする電子部
品実装基板複合体。
1. An electronic component assembly in which one or more electronic component mounting boards are stacked to form a composite, having a plurality of terminal electrodes at predetermined positions and mounting a plurality of electronic components. A substrate and a substrate connection support that has a plurality of external connection terminals on one surface and a plurality of internal connection terminals connected to the external connection terminals on the other surface and supports the electronic component mounting board And a plurality of wiring members for conduction, and is provided between the electronic component mounting board and another electronic component mounting board or / and between the electronic component mounting board and the board connection support tool. An intermediate connecting body is provided, and the intermediate connecting body is configured to electrically connect the plurality of terminal electrodes of the electronic component mounting board and the plurality of internal connection terminals of the board connection support tool by the wiring member. Electronic component mounting characterized by Plate complex.
【請求項2】 前記電子部品が当該電子部品実装基板の
両面に実装されて成ることを特徴とする請求項1に記載
の電子部品実装基板複合体。
2. The electronic component mounting board composite body according to claim 1, wherein the electronic component is mounted on both surfaces of the electronic component mounting board.
【請求項3】 前記電子部品が当該電子部品実装基板の
両面に実装される場合であって、 一方の面では第1の加工温度を設定して前記端子電極と
電子部品とが電気的に接続され、 他方の面では前記第1の加工温度よりも低い第2の加工
温度を設定して前記端子電極と他の電子部品とが電気的
に接続されて成ることを特徴とする請求項1に記載の電
子部品実装基板複合体。
3. A case where the electronic component is mounted on both surfaces of the electronic component mounting board, wherein a first processing temperature is set on one surface to electrically connect the terminal electrode and the electronic component. A second processing temperature lower than the first processing temperature is set on the other surface, and the terminal electrode and other electronic component are electrically connected to each other. The electronic component mounting board composite described.
【請求項4】 前記中間接続体は、 前記電子部品実装基板の端子電極と同位置に配列された
配線部材を有し、かつ、 前記配線部材を内装する所定形状を有した絶縁性の枠体
から成ることを特徴とする請求項1に記載の電子部品実
装基板複合体。
4. The insulating frame body having wiring members arranged at the same positions as the terminal electrodes of the electronic component mounting board, and having a predetermined shape to house the wiring members. The electronic component mounting board composite body according to claim 1, wherein the electronic component mounting board composite body comprises:
【請求項5】 前記電子部品実装基板の端子電極と前記
中間接続体の配線部材との間、及び前記中間接続体の配
線部材と前記基板接続支持具の内部接続端子との間に異
方性の導電部材を備えることを特徴とする請求項1に記
載の電子部品実装基板複合体。
5. Anisotropy between the terminal electrode of the electronic component mounting board and the wiring member of the intermediate connector, and between the wiring member of the intermediate connector and the internal connection terminal of the board connection support. The electronic component mounting board composite body according to claim 1, wherein the electronic component mounting board composite body is provided.
【請求項6】 前記基板接続支持具は箱状の支持部本体
を有しており、 前記支持部本体には電子部品実装基板及び中間接続体を
収納するために上部に開口部を有していることを特徴と
する請求項1に記載の電子部品実装基板複合体。
6. The board connection support has a box-shaped support body, and the support body has an opening at an upper part for accommodating an electronic component mounting board and an intermediate connector. The electronic component mounting board composite body according to claim 1, wherein:
【請求項7】 前記支持部本体の開口部を塞ぐ蓋体を有
し、 前記蓋体は前記支持部本体に係止部材で係止されると共
に、前記電子部品実装基板を前記中間接続体を通じて前
記支持部本体の底部に押し付けることを特徴とする請求
項6に記載の電子部品実装基板複合体。
7. A lid body for closing the opening of the support portion main body, wherein the lid body is locked to the support portion main body by a locking member, and the electronic component mounting board is passed through the intermediate connector. The electronic component mounting board composite body according to claim 6, which is pressed against the bottom portion of the support portion main body.
【請求項8】 電子部品実装基板複合体を被実装基板に
実装する方法であって、 所定の位置に複数の端子電極及び電子部品を実装した電
子部品実装基板と、一方の面に複数の外部接続端子を有
し、かつ、他方の面に当該外部接続端子に接続された複
数の内部接続端子を有した基板接続支持具と、複数の導
通用の配線部材を有した中間接続体とを予め形成する工
程と、 前記被実装基板に前記基板接続支持具を取り付ける工程
と、その後、 前記中間接続体及び電子部品実装基板を前記基板接続支
持具に取り付ける工程とを含むことを特徴とする電子部
品実装基板複合体の組立実装方法。
8. A method of mounting an electronic component mounting board composite on a mounting substrate, comprising: an electronic component mounting board having a plurality of terminal electrodes and electronic components mounted at predetermined positions; and a plurality of external surfaces on one surface. A substrate connection support having a connection terminal and a plurality of internal connection terminals connected to the external connection terminal on the other surface, and an intermediate connection body having a plurality of wiring members for conduction in advance. An electronic component comprising: a step of forming, a step of attaching the substrate connection support tool to the mounted substrate, and a step of subsequently attaching the intermediate connection body and the electronic component mounting board to the substrate connection support tool. Assembling and mounting method of mounting board composite.
【請求項9】 前記中間接続体及び電子部品実装基板を
前記基板接続支持具に取り付ける際に、 前記電子部品実装基板の複数の端子電極と、前記基板接
続支持具の複数の内部接続端子とを前記中間接続体の配
線部材によって電気的に接続することを特徴とする請求
項8に記載の電子部品実装基板複合体の組立実装方法。
9. A plurality of terminal electrodes of the electronic component mounting board and a plurality of internal connection terminals of the substrate connecting support when mounting the intermediate connector and the electronic component mounting board on the board connecting support. 9. The method of assembling and mounting an electronic component mounting board composite body according to claim 8, wherein the wiring members of the intermediate connector are electrically connected.
【請求項10】 前記電子部品実装基板の端子電極と前
記中間接続体の配線部材との間、及び前記中間接続体の
配線部材と前記基板接続支持具の内部接続端子との間に
異方性の導電部材を挟み込むことを特徴とする請求項8
に記載の電子部品実装基板複合体の組立実装方法。
10. Anisotropy between the terminal electrode of the electronic component mounting board and the wiring member of the intermediate connector, and between the wiring member of the intermediate connector and the internal connection terminal of the board connection support. 9. The conductive member according to claim 8 is sandwiched.
A method for assembling and mounting an electronic component mounting board composite according to.
【請求項11】 前記電子部品実装基板と他の電子部品
実装基板との間又は/及び当該電子部品実装基板と前記
基板接続支持具との間に前記中間接続体を設けることを
特徴とする請求項8に記載の電子部品実装基板複合体の
組立実装方法。
11. The intermediate connector is provided between the electronic component mounting board and another electronic component mounting board or / and between the electronic component mounting board and the board connection support. Item 9. A method for assembling and mounting an electronic component mounting board composite body according to Item 8.
【請求項12】 前記電子部品実装基板の両面に前記電
子部品を実装することを特徴とする請求項8に記載の電
子部品実装基板複合体の組立実装方法。
12. The method for assembling and mounting an electronic component mounting board composite according to claim 8, wherein the electronic components are mounted on both sides of the electronic component mounting board.
【請求項13】 前記電子部品実装基板の両面に前記電
子部品を実装する場合であって、 一方の面では第1の加工温度を設定して前記端子電極と
電子部品とを電気的に接続し、 他方の面では前記第1の加工温度よりも低い第2の加工
温度を設定して前記端子電極と他の電子部品とを電気的
に接続することを特徴とする請求項8に記載の電子部品
実装基板複合体の組立実装方法。
13. A method for mounting the electronic component on both surfaces of the electronic component mounting board, wherein a first processing temperature is set on one surface to electrically connect the terminal electrode and the electronic component. 9. The electronic device according to claim 8, wherein a second processing temperature lower than the first processing temperature is set on the other surface to electrically connect the terminal electrode to another electronic component. Assembly mounting method of component mounting board composite.
【請求項14】 前記電子部品実装基板の端子電極と同
位置に配線部材を配列し、かつ、当該配線部材を内装し
た絶縁性の枠体から成る前記中間接続体を形成すること
を特徴とする請求項8に記載の電子部品実装基板複合体
の組立実装方法。
14. A wiring member is arranged at the same position as a terminal electrode of the electronic component mounting board, and the intermediate connection body composed of an insulating frame body in which the wiring member is embedded is formed. The method of assembling and mounting the electronic component mounting board composite body according to claim 8.
【請求項15】 前記電子部品実装基板及び中間接続体
を収納するための開口部を有する箱状の支持部本体を備
えた前記基板接続支持具を形成することを特徴とする請
求項8に記載の電子部品実装基板複合体の組立実装方
法。
15. The board connection support tool having a box-shaped support body having an opening for accommodating the electronic component mounting board and the intermediate connector is formed. Assembling and mounting method of electronic component mounting board composite.
【請求項16】 予め前記支持部本体の開口部を塞ぐた
めの蓋体を形成し、 前記蓋体を前記支持部本体に係止部材で係止すると共
に、前記電子部品実装基板を前記中間接続体を通じて前
記支持部本体の底部に押し付けることを特徴とする請求
項15に記載の電子部品実装基板複合体の組立実装方
法。
16. A lid body for closing an opening of the support portion main body is formed in advance, the lid body is locked to the support portion main body by a locking member, and the electronic component mounting board is connected to the intermediate connection. The method for assembling and mounting an electronic component mounting board composite body according to claim 15, wherein the supporting portion body is pressed against the bottom through the body.
JP2001261802A 2001-08-30 2001-08-30 Electronic component mounting board composite and method for assembling and mounting the same Pending JP2003069179A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001261802A JP2003069179A (en) 2001-08-30 2001-08-30 Electronic component mounting board composite and method for assembling and mounting the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001261802A JP2003069179A (en) 2001-08-30 2001-08-30 Electronic component mounting board composite and method for assembling and mounting the same

Publications (1)

Publication Number Publication Date
JP2003069179A true JP2003069179A (en) 2003-03-07

Family

ID=19088787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001261802A Pending JP2003069179A (en) 2001-08-30 2001-08-30 Electronic component mounting board composite and method for assembling and mounting the same

Country Status (1)

Country Link
JP (1) JP2003069179A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005086202A1 (en) * 2004-03-10 2005-09-15 The University Of Tokyo Phtoelectric imaging sensor and output electrode array used in it
JP2006303248A (en) * 2005-04-21 2006-11-02 Nec Saitama Ltd Three-dimensional interboard connection component, electronic apparatus, and method of manufacturing same
JP2007173583A (en) * 2005-12-22 2007-07-05 Olympus Corp Laminated mounting structure
JP2012514333A (en) * 2008-12-30 2012-06-21 インテル・コーポレーション Removable device attachment on the bottom of the package
JP2013060037A (en) * 2011-09-12 2013-04-04 Nippon Seiki Co Ltd Display device for use in vehicle
CN104701267A (en) * 2013-12-05 2015-06-10 株式会社村田制作所 Component built-in module
WO2018043129A1 (en) * 2016-08-31 2018-03-08 株式会社村田製作所 Circuit module and method for producing same
JP2020512688A (en) * 2017-03-09 2020-04-23 華為技術有限公司Huawei Technologies Co.,Ltd. Consumer electronics mainboards and terminals

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005086202A1 (en) * 2004-03-10 2005-09-15 The University Of Tokyo Phtoelectric imaging sensor and output electrode array used in it
JPWO2005086202A1 (en) * 2004-03-10 2008-01-24 国立大学法人 東京大学 Photoelectric imaging sensor and output electrode array used therefor
US7476838B2 (en) 2004-03-10 2009-01-13 The University Of Tokyo Photoelectric imaging sensor and two-dimensional output electrode array used therein
JP2006303248A (en) * 2005-04-21 2006-11-02 Nec Saitama Ltd Three-dimensional interboard connection component, electronic apparatus, and method of manufacturing same
JP2007173583A (en) * 2005-12-22 2007-07-05 Olympus Corp Laminated mounting structure
JP2012514333A (en) * 2008-12-30 2012-06-21 インテル・コーポレーション Removable device attachment on the bottom of the package
JP2013060037A (en) * 2011-09-12 2013-04-04 Nippon Seiki Co Ltd Display device for use in vehicle
JP2015109380A (en) * 2013-12-05 2015-06-11 株式会社村田製作所 Component built-in module
CN104701267A (en) * 2013-12-05 2015-06-10 株式会社村田制作所 Component built-in module
CN104701267B (en) * 2013-12-05 2017-09-08 株式会社村田制作所 Parts installation module
WO2018043129A1 (en) * 2016-08-31 2018-03-08 株式会社村田製作所 Circuit module and method for producing same
KR20190032536A (en) * 2016-08-31 2019-03-27 가부시키가이샤 무라타 세이사쿠쇼 Circuit module and manufacturing method thereof
JPWO2018043129A1 (en) * 2016-08-31 2019-06-24 株式会社村田製作所 Circuit module and method of manufacturing the same
KR102123252B1 (en) 2016-08-31 2020-06-16 가부시키가이샤 무라타 세이사쿠쇼 Circuit module and its manufacturing method
US10930573B2 (en) 2016-08-31 2021-02-23 Murata Manufacturing Co., Ltd. Circuit module and manufacturing method therefor
JP2020512688A (en) * 2017-03-09 2020-04-23 華為技術有限公司Huawei Technologies Co.,Ltd. Consumer electronics mainboards and terminals

Similar Documents

Publication Publication Date Title
US7061122B2 (en) Components, methods and assemblies for multi-chip packages
US7294928B2 (en) Components, methods and assemblies for stacked packages
US6339254B1 (en) Stacked flip-chip integrated circuit assemblage
EP0822738B1 (en) Column array connections
US6396136B2 (en) Ball grid package with multiple power/ground planes
US5528462A (en) Direct chip connection using demountable flip chip package
US7829989B2 (en) Vertical packaged IC device modules with interconnected 3D laminates directly contacts wafer backside
US6133064A (en) Flip chip ball grid array package with laminated substrate
JP2001189416A (en) Power module
TWI285421B (en) Packaging structure having connector
US6335563B1 (en) Semiconductor device, method of fabricating the same, circuit board, and electronic device
KR100386018B1 (en) Stacked Semiconductor Device Package
KR20130139765A (en) Flexible power module semiconductor packages
WO2004112129A1 (en) Electronic device
TWI750451B (en) Pcb module on package
US6537852B2 (en) Spacer - connector stud for stacked surface laminated multichip modules and methods of manufacture
JP2003069179A (en) Electronic component mounting board composite and method for assembling and mounting the same
KR100700983B1 (en) Manufacturing method for board assembly
US6757968B2 (en) Chip scale packaging on CTE matched printed wiring boards
JP2003069187A (en) Board connection supporting tool for electronic component mount board and method for connecting board
US20050029655A1 (en) Semiconductor device
JPH0812895B2 (en) Semiconductor device mounted pin grid array package substrate
CN101459151A (en) Welding substrate, electronic package construction applying the welding substrate and package method thereof
KR19990030098A (en) Pre-operation test device
JPH0582978B2 (en)

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060602