JP2003007659A - Method of manufacturing silicon semiconductor wafer - Google Patents
Method of manufacturing silicon semiconductor waferInfo
- Publication number
- JP2003007659A JP2003007659A JP2001195136A JP2001195136A JP2003007659A JP 2003007659 A JP2003007659 A JP 2003007659A JP 2001195136 A JP2001195136 A JP 2001195136A JP 2001195136 A JP2001195136 A JP 2001195136A JP 2003007659 A JP2003007659 A JP 2003007659A
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- etching
- mirror
- polishing
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Grinding And Polishing Of Tertiary Curved Surfaces And Surfaces With Complex Shapes (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、大口径ウエハであ
っても平坦度に優れたシリコン半導体ウエハの製造方法
に関する。詳しくは、単結晶シリコンインゴットから切
り出したウエハに、順次所定の加工を施してエッチング
ウエハまたは鏡面ウエハに仕上げる際のシリコン半導体
ウエハの製造方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a silicon semiconductor wafer having excellent flatness even with a large diameter wafer. More specifically, the present invention relates to a method for manufacturing a silicon semiconductor wafer when a wafer cut out from a single crystal silicon ingot is sequentially subjected to predetermined processing to be finished as an etching wafer or a mirror surface wafer.
【0002】[0002]
【従来の技術】通常、単結晶シリコンインゴットから切
り出されたウエハ(スライスウエハ)は、面取加工、ラ
ップ加工を経た後、ケミカルエッチング(以下エッチン
グ)加工を行うことによって、その表面の機械加工歪が
除去され、その後、鏡面研磨加工を施して鏡面ウエハ等
に仕上げられる。上記エッチング加工については、ラッ
プ加工後のウエハを、一般的にドラムと呼称される長手
方向を軸にして回転可能な収納冶具に一定間隔を保って
50から100枚程度収納保持し、フッ酸、硝酸、酢酸を所
定の割合で混合した混酸からなるエッチング液に、該収
納冶具を一定時間浸漬させてエッチングが行われる。こ
の時の反応は非常に激しく、ウエハ面とエッチング液の
接触部からの反応熱も多量に発生するため、収納保持さ
れたウエハの中心部に熱が篭もって一様なエッチング作
用が進行しない。そのため、槽内のエッチング液を冷却
するなど一定温度に保ちながら循環流動させ、更にウエ
ハ自体も収納冶具と共に自転揺動させてウエハ面全体が
均等にエッチングされ、平坦度の優れたエッチングウエ
ハが得られるよう工夫されている。一方、ウエハの鏡面
研磨加工は、複数のウエハをワックスにて保持プレート
に貼着保持し、研磨クロスが貼り付られた回転する金属
定盤に対して、研磨スラリーを流しながら保持プレート
を押圧し、そのウエハ研磨面を研磨クロスに密着させる
と共に移動させて研磨する。この場合も研磨終了後のウ
エハの平坦度を良好に保つため、定期的に面修正を行う
など、精度管理された貼着プレートの使用し、更に均等
一様なワックス膜を形成する塗布方式などの採用により
プレートへのウエハ貼着精度を向上させて、ウエハ全面
を平坦、高精度に保持した状態でクロスに押圧し研磨に
供するという技術が必要に応じた状況で使用されて来て
いた。2. Description of the Related Art Usually, a wafer (slice wafer) cut out from a single crystal silicon ingot undergoes chamfering processing, lapping processing, and then chemical etching (hereinafter referred to as etching) processing, so that the mechanical processing distortion of the surface is caused. Are removed, and then, mirror polishing is performed to finish a mirror wafer or the like. Regarding the etching process, the wafer after lapping is kept at a constant interval in a storage jig that is generally called a drum and is rotatable about the longitudinal direction.
About 50 to 100 sheets are stored and held, and the storage jig is dipped in an etching solution composed of a mixed acid obtained by mixing hydrofluoric acid, nitric acid, and acetic acid at a predetermined ratio for a certain period of time to perform etching. The reaction at this time is extremely intense, and a large amount of reaction heat is generated from the contact portion between the wafer surface and the etching solution, so that heat is collected in the central portion of the stored and held wafer, and a uniform etching action does not proceed. Therefore, the etching liquid in the bath is circulated and flowed while being kept at a constant temperature such as by cooling, and the wafer itself is also oscillated along with the storage jig to uniformly etch the entire wafer surface to obtain an etched wafer with excellent flatness. It is devised to be able to. On the other hand, in the mirror polishing of wafers, a plurality of wafers are attached and held by a wax to a holding plate, and the holding plate is pressed against the rotating metal surface plate to which the polishing cloth is attached while flowing the polishing slurry. The wafer polishing surface is brought into close contact with the polishing cloth and is moved and polished. Also in this case, in order to maintain good flatness of the wafer after polishing, use a sticking plate whose quality is controlled, such as periodic surface correction, and a coating method that forms a uniform wax film. The technique of improving the accuracy of sticking a wafer to a plate by adopting, and pressing the cloth against a cloth for polishing while keeping the entire surface of the wafer flat and highly accurate has been used in a necessary situation.
【0003】[0003]
【発明が解決しようとする課題】しかしながら、このよ
うな従来の製造方法で、エッチング加工や研磨加工を行
ったウエハには、夫々以下のような問題があった。まず
エッチング加工について述べると、インゴットからウエ
ハ状にスライスされる時点で内周刃やワイヤーソー等の
切断機にて加工が行われる際には、切断始めと切断終わ
りは勿論、切断途中であってもウエハと刃先等が接触す
る付近を中心に大きな衝撃力が切断面に加わり、繰り返
し大きな応力が働いて結晶構造が破壊され、内部歪とな
って残存する。この現象はウエハの内部と比較してウエ
ハの外周部に顕著の現れるが、スライス、面取に続くラ
ッピング加工後も外周端付近の切断時の歪は残存し、混
合酸によってエッチングした場合、ラップ加工歪も負荷
され歪の多い外周付近の方のエッチングレート(エッチ
ングスピード)が速く、内外周のエッチング量に差が生
じてゆがみ(「エッチングダレ」と呼称する)が発生す
る。更にウエハの外周部は未反応のエッチング液に接触
する度合いが内部より高くなるため、より反応が進行し
て前記現象が助長される。このエッチングダレがエッチ
ング加工後のウエハの平坦度に悪影響を与えることにな
る。特に、エッチングウエハを基板として作製するエッ
チングエピタキシャルウエハ(通常は鏡面ウエハを基板
として用いる場合が多いが、近年、低コストのエピウエ
ハの供給を目的に高輝度エッチングウエハに直接気相成
長させて作製する)は、高輝度に加工するためにエッチ
ング取代が多く、通常品(鏡面研磨向け)と比較して、
より平坦度が悪化する。また研磨加工においては、保持
プレートに貼着されたウエハがクロスに押圧されてスラ
リー中を移動した場合、研磨クロスが弾性体のため、ウ
エハの外周部周辺は研磨クロスに食い込むような状態で
ウエハの内部研磨面よりも接触面圧が上昇し、且つウエ
ハの外周部はスラリーがウエハの内部より多く供給され
るためにウエハの内部以上に研磨が進行し、結果的に研
磨終了後におけるウエハの外周部分の厚さは、ウエハの
内部より薄くなり(「研磨周辺ダレ」と呼称する)、ウ
エハ全体として平坦度が悪化してしまう。以上述べたエ
ッチング加工や研磨加工によって発生するウエハ外周の
形状不良を皆無にすることにより、(高輝度)エッチン
グウエハを素材とするエッチングエピタキシャルウエハ
及び鏡面ウエハを全面で平坦度の高いものに仕上げるこ
とが課題となっていた。However, the wafers that have been subjected to etching processing or polishing processing by such a conventional manufacturing method have the following problems, respectively. First of all, regarding etching processing, when processing is performed with a cutting machine such as an inner peripheral blade or a wire saw at the time of slicing into a wafer from an ingot, not only the beginning and end of cutting but also the middle of cutting Also, a large impact force is applied to the cutting surface centering around the vicinity of the contact between the wafer and the cutting edge, and a large stress is repeatedly applied to destroy the crystal structure, which remains as internal strain. This phenomenon appears more prominently in the outer peripheral portion of the wafer than in the inner portion of the wafer, but after the lapping process following slicing and chamfering, the strain at the time of cutting near the outer peripheral edge remains, and when etching with mixed acid, wrapping occurs. Processing strain is also applied, and the etching rate (etching speed) near the outer periphery where there is a large amount of strain is faster, and the amount of etching on the inner and outer peripheries varies, causing distortion (referred to as "etching sag"). Further, since the degree of contact with the unreacted etching solution at the outer peripheral portion of the wafer is higher than that at the inner portion, the reaction proceeds further and the above phenomenon is promoted. This etching sag will adversely affect the flatness of the wafer after etching. In particular, an etching epitaxial wafer which is produced by using an etching wafer as a substrate (usually a mirror surface wafer is often used as a substrate, but in recent years, it is produced by directly vapor-depositing a high-intensity etching wafer for the purpose of supplying a low-cost epi wafer. ) Has a large etching allowance because it is processed to have high brightness, and compared with regular products (for mirror polishing),
The flatness becomes worse. Further, in the polishing process, when the wafer attached to the holding plate is pressed by the cloth and moves in the slurry, the polishing cloth is an elastic body, so that the periphery of the wafer bites into the polishing cloth in a state that it bites into the polishing cloth. Since the contact surface pressure is higher than that of the inner polishing surface of the wafer, and more of the slurry is supplied to the outer peripheral portion of the wafer than the inside of the wafer, polishing progresses beyond the inside of the wafer, and as a result The thickness of the outer peripheral portion becomes thinner than that of the inside of the wafer (referred to as “drainage around polishing”), and the flatness of the entire wafer deteriorates. By eliminating the defects in the outer circumference of the wafer caused by the etching and polishing processes described above, it is possible to finish the etching epitaxial wafer and mirror-finished wafer made of the (high-brightness) etching wafer with high flatness over the entire surface. Was a challenge.
【0004】本発明のうち請求項1記載の発明は、エッ
チング終了後の「エッチングダレ」を除いて全面で高平
坦度のエッチングエピタキシャルウエハを得ることを目
的としたものである。請求項2記載の発明は、研磨加工
終了後の「研磨周辺ダレ」を除いて全面で高平坦度の鏡
面ウエハを得ることを目的としたものである。請求項3
記載の発明は、請求項1または2に記載の発明の目的に
加えて、高清浄度でかつ高平坦度の鏡面ウエハを得るこ
とを目的としたものである。請求項4記載の発明は、請
求項1または2に記載の発明の目的に加えて、研削加工
能率を落とさず且つ鏡面面取加工を効率的に行うことが
可能な研削加工を目的としたものである。The invention set forth in claim 1 of the present invention is intended to obtain an etched epitaxial wafer having a high flatness over the entire surface except for "etching sagging" after etching. The second aspect of the present invention is intended to obtain a mirror-finished wafer having a high flatness over the entire surface except for the "polishing peripheral sagging" after the polishing process. Claim 3
In addition to the object of the invention described in claim 1 or 2, the described invention is intended to obtain a mirror-finished wafer having high cleanliness and high flatness. In addition to the object of the invention described in claim 1 or 2, the invention according to claim 4 is aimed at the grinding process capable of efficiently performing the mirror chamfering process without lowering the grinding process efficiency. Is.
【0005】[0005]
【課題を解決するための手段】上記課題を解決するため
に本発明が講じた手段は、以下の通りである。請求項1
では、単結晶シリコンインゴットから切り出したウエハ
に、順次所定の加工を施してエッチングウエハに仕上げ
る際のシリコン半導体ウエハの製造方法において、ケミ
カルエッチング加工を施した後に、このエッチング加工
によってエッチングダレが発生するウエハの外周部を研
削除去することを特徴とするシリコン半導体ウエハの製
造方法を採用する。請求項2では、単結晶シリコンイン
ゴットから切り出したウエハに、順次所定の加工を施し
て鏡面ウエハに仕上げる際のシリコン半導体ウエハの製
造方法において、ケミカルエッチング加工に続いて鏡面
研磨加工を施した後に、この鏡面研磨加工によって研磨
周辺ダレが発生するウエハの外周部を研削除去したこと
を特徴とするシリコン半導体鏡面ウエハの製造方法を採
用する。請求項3では、ウエハの外周部を研削除去した
後に、その新たな外周部端に対して鏡面面取加工を行う
ことを特徴とする請求項1または2記載のシリコン半導
体ウエハの製造方法を採用する。請求項4では、前記ウ
エハの外周部を、研削砥石番手が#600〜#1200の研削
具で研削することを特徴とする請求項1または2記載の
シリコン半導体ウエハの製造方法を採用する。[Means for Solving the Problems] Means taken by the present invention for solving the above problems are as follows. Claim 1
Then, in a method of manufacturing a silicon semiconductor wafer in which a wafer cut out from a single crystal silicon ingot is sequentially subjected to predetermined processing to finish it as an etching wafer, after performing chemical etching processing, etching sagging occurs due to this etching processing. A method for manufacturing a silicon semiconductor wafer is adopted, which is characterized by grinding and removing the outer peripheral portion of the wafer. According to a second aspect of the present invention, in a method for manufacturing a silicon semiconductor wafer in which a wafer cut out from a single crystal silicon ingot is sequentially subjected to predetermined processing to be finished into a mirror-finished wafer, after chemical etching is performed and mirror-polishing is performed, A method of manufacturing a silicon semiconductor mirror-finished wafer, characterized in that the outer peripheral portion of the wafer in which polishing sag is generated by grinding is removed by this mirror-polishing process. According to a third aspect of the present invention, the method for manufacturing a silicon semiconductor wafer according to the first or second aspect is characterized in that after the outer peripheral portion of the wafer is ground and removed, the new outer peripheral edge is mirror-chamfered. To do. A fourth aspect of the present invention is the method of manufacturing a silicon semiconductor wafer according to the first or second aspect, wherein the outer peripheral portion of the wafer is ground with a grinding tool having a grinding wheel count of # 600 to # 1200.
【0006】[0006]
【作用】請求項1記載の方法を採用することにより以下
の作用を生じる。エッチング加工時のウエハ内外周の偏
り及びエッチング液供給の相違に伴って生じるエッチン
グ量の差(エッチング代の取分け大きい高輝度ウエハで
顕著)が原因のウエハ外周の非平坦な「エッチングダ
レ」部分を機械的に除去することにより、ウエハの非常
に平坦度の優れた内部のみが残り、その結果として、エ
ッチング加工によるウエハ外周の形状不良を皆無にして
全面の平坦度が向上し、全面で高平坦度のエッチングエ
ピタキシャルウエハが得られる。請求項2記載の方法を
採用することにより以下の作用を生じる。鏡面加工時の
研磨クロスへの食い込みに伴って生じるウエハ外周の非
平坦な「研磨周辺ダレ」部分を機械的に除去することに
より、ウエハの非常に平坦度の優れた内部のみが残り、
その結果として、研磨加工によるウエハ外周の形状不良
を皆無にして全面の平坦度が向上し、全面で高平坦度の
鏡面ウエハが得られる。請求項3記載の方法を採用する
ことにより以下の作用を生じる。ウエハの外周部を研削
除去した後に、新たな外周部に対して鏡面面取加工を行
うことにより、該ウエハ外周の面粗さが改善されて、こ
の面取部分からの発塵が皆無となってウエハ全体でのパ
ーティクル発生が殆どなく、その結果として高清浄度で
かつ高平坦度の鏡面ウエハが得られる。請求項4記載の
方法を採用することにより以下の作用を生じる。ウエハ
の外周部を#600〜#1200で研削することにより、研削
具が目詰まり等で研削能率が極端に低下しないと共に、
研削面が粗くならないから、その後の鏡面面取時の負担
が小さくて加工時間が短縮化され、その結果として、研
削加工能率を落とさず且つ鏡面面取加工に支障のない研
削加工が可能となる。なお、#1200を超える細かな砥粒
では目詰まり等で研削能率が極端に低下し、また#600
を下回る粗い砥粒では研削面が粗くなりその後の鏡面面
取時の負担が大きく加工時間が掛かり実用性に欠ける。The following effects are brought about by adopting the method according to claim 1. The non-flat “etching sag” part on the outer circumference of the wafer caused by the deviation of the inner and outer circumferences of the wafer during etching processing and the difference in the etching amount caused by the difference in the supply of the etching solution (noticeable for high-brightness wafers where the etching margin is large) By mechanically removing, only the inside of the wafer, which has a very good flatness, remains, and as a result, the flatness of the entire surface is improved by eliminating the shape defect of the outer periphery of the wafer due to etching processing, and the entire surface is highly flat. An etched epitaxial wafer is obtained. Adopting the method according to claim 2 produces the following effects. By mechanically removing the non-flat "polishing peripheral sag" portion of the wafer outer periphery that occurs due to the biting into the polishing cloth during mirror surface processing, only the inside of the wafer with excellent flatness remains,
As a result, the flatness of the entire surface is improved by eliminating the defective shape of the outer periphery of the wafer due to the polishing process, and a mirror-finished wafer having a high flatness on the entire surface can be obtained. Adopting the method according to claim 3 produces the following effects. After grinding and removing the outer peripheral portion of the wafer, mirror chamfering processing is performed on the new outer peripheral portion to improve the surface roughness of the outer periphery of the wafer and eliminate dust from the chamfered portion. As a result, particles are hardly generated on the entire wafer, and as a result, a mirror-finished wafer having high cleanliness and high flatness can be obtained. Adopting the method according to claim 4 produces the following effects. By grinding the outer periphery of the wafer with # 600 to # 1200, the grinding efficiency does not drop extremely due to clogging of the grinding tool,
Since the ground surface does not become rough, the burden of subsequent mirror chamfering is small and the machining time is shortened. As a result, it is possible to perform grinding without lowering the grinding efficiency and without affecting the mirror chamfering. . It should be noted that with fine abrasive grains exceeding # 1200, the grinding efficiency is extremely reduced due to clogging, etc.
If the grain size is less than 0.5, the grinding surface will be rough and the burden on the subsequent chamfering will be large, and it will take a long processing time to be impractical.
【0007】[0007]
【発明の実施の形態】以下、本発明の各実施例を説明す
る。
[実施例1]この実施例1は、エッチング加工を施した
後に、エッチングエピタキシャルウエハの基板として用
いるウエハを作製するものあり、このエッチング加工に
よってエッチングダレが発生したウエハの外周部を研削
除去する場合を示している。BEST MODE FOR CARRYING OUT THE INVENTION Each embodiment of the present invention will be described below. [Embodiment 1] In this embodiment 1, a wafer to be used as a substrate for an etching epitaxial wafer is manufactured after etching is performed. When the outer peripheral portion of the wafer in which etching sag has occurred is removed by grinding. Is shown.
【0008】詳細に述べると、まず口径155 mmのシリコ
ンインゴットを例えばワイヤーソー等の切断機にてウエ
ハ状にスライスし、その後、このスライスウエハに、必
要に応じてその外周の整形及び面取加工(#800 砥石を
用いる)を行う。次に、FO#1500の遊離砥粒を用いた
4軸ラップ機により、ラッピングの加工を行い、ウエハ
の厚さを仕様に基づいた一定の値に揃える。More specifically, first, a silicon ingot having a diameter of 155 mm is sliced into a wafer by a cutting machine such as a wire saw, and then the sliced wafer is shaped and chamfered as necessary. (Use # 800 whetstone). Next, lapping is performed by a four-axis lapping machine using loose abrasive grains of FO # 1500, and the thickness of the wafer is adjusted to a constant value based on the specifications.
【0009】そして、このラップドウエハに対して、エ
ッチング処理を施す。このエッチング液は、フッ酸(H
F50%)、硝酸(HNO3 70%)、酢酸(CH3COO
H 100%)を体積比1:2:1の割合で混合した混合酸(4
0℃)であり、これに80秒間浸漬して、ウエハの両面で
約90μm化学的に除去する。この結果、ウエハの光沢度
は99%となる。(光沢度:鏡面ウエハの鏡面を100%と
したときの相対反射率、輝度と同義)
なお、この時、エッチング液は攪拌循環されており、ま
たウエハは30 rpmで自転している。Then, the wrapped wafer is subjected to an etching process. This etching liquid is hydrofluoric acid (H
F50%), nitric acid (HNO 3 70%), acetic acid (CH 3 COO
H 100%) was mixed in a volume ratio of 1: 2: 1 to form a mixed acid (4
0 ° C.) and soak for 80 seconds to chemically remove about 90 μm on both sides of the wafer. As a result, the gloss of the wafer becomes 99%. (Glossiness: synonymous with relative reflectance and brightness when the mirror surface of the mirror-finished wafer is 100%) At this time, the etching solution is agitated and circulated, and the wafer is rotating at 30 rpm.
【0010】このように製造されたエッチングウエハを
周辺研削装置にセットし、上記エッチング加工によって
「エッチングダレ」が発生した該ウエハの外周部(ゆが
み部分)を研削除去する。The etched wafer manufactured in this manner is set in a peripheral grinding device, and the outer peripheral portion (distorted portion) of the wafer in which "etching sagging" has occurred due to the etching process is ground and removed.
【0011】具体的には、30 rpmで回転するウエハの外
周端部に対し、1500 rpmで回転する#800ダイヤモンド
ホイールを接触させ、接触加工部には摩擦低減、冷却の
目的でクーラントを供給し、研削除去する。外径が150m
mサイズのエッチングウエハにおける「エッチングダレ
(ゆがみ部分)」の範囲は、外周端から1〜2mmであるこ
とから、この実施例1では口径155mmのエッチングウエ
ハを口径が150 mmとなるまで研削して、高平坦度なエピ
タキシャル基板用のエッチングウエハを作製した。Specifically, a # 800 diamond wheel rotating at 1500 rpm is brought into contact with the outer peripheral edge of the wafer rotating at 30 rpm, and a coolant is supplied to the contact processing portion for the purpose of reducing friction and cooling. , Remove by grinding. Outer diameter is 150m
Since the range of the "etching sag (distortion portion)" in an m-sized etching wafer is 1 to 2 mm from the outer peripheral edge, in this Example 1, an etching wafer having a diameter of 155 mm was ground to a diameter of 150 mm. , An etching wafer for an epitaxial substrate with high flatness was produced.
【0012】[実施例2]この実施例2では、前記実施
例1記載のようにエッチング加工まで終了したウエハに
対し研磨加工を施して鏡面ウエハを製造するものであ
り、この鏡面研磨加工によって研磨周辺ダレが発生した
ウエハの外周部を研削除去し、その後、鏡面面取加工を
実施した場合を示している。[Embodiment 2] In Embodiment 2, a wafer which has been subjected to etching processing as described in Embodiment 1 is subjected to polishing processing to manufacture a mirror surface wafer, and polishing is performed by this mirror surface polishing processing. The case where the peripheral portion of the wafer where the peripheral sagging has occurred is removed by grinding, and then mirror chamfering is performed.
【0013】詳細には、口径206mmのシリコンインゴッ
トに対し実施例1と同様にラップ加工まで終了させる。
次のエッチング処理同組成のエッチング液に30秒間浸漬
させウエハ両面で約30μm除去する。光沢度は40%強と
なる。次の研磨工程で、セラミック製の貼着プレートに
ワックスにて複数枚貼着したウエハを、不織布研磨クロ
ス上でコロイダルシリカ(平均粒径20nm)主成分のスラ
リーを供給しながら面圧100 g/cm2、ウエハ・クロス相
対速度1.5 m/sの条件で10分間研磨した。この時の研磨
量(取り代)は約8μmであった。More specifically, the lapping process is completed for a silicon ingot having a diameter of 206 mm as in the first embodiment.
Next etching treatment Immerse in an etching solution of the same composition for 30 seconds to remove about 30 μm on both sides of the wafer. The glossiness is over 40%. In the next polishing step, multiple wafers that were attached to the ceramic attachment plate with wax were applied to the nonwoven fabric polishing cloth while supplying the slurry of the main component of colloidal silica (average particle size 20 nm) to a surface pressure of 100 g / Polishing was performed for 10 minutes under the conditions of cm 2 and relative velocity of wafer cross of 1.5 m / s. The polishing amount (removal allowance) at this time was about 8 μm.
【0014】引き続き、このウエハの裏面(エッチング
面)を吸着保持し、前記実施例1と同様の条件にて、上
記鏡面研磨加工によって研磨周辺ダレが発生した該ウエ
ハの外周部を研削除去する。外径が200mmサイズの研磨
終了後のウエハにおける「研磨周辺ダレ」の範囲は、外
周端から1.5〜2.5mm前後であることから、この実施例
2では口径206 mmの研磨終了後のウエハを口径が200 mm
となるまで研削した。Subsequently, the back surface (etching surface) of this wafer is adsorbed and held, and the outer peripheral portion of the wafer in which polishing peripheral sagging has occurred due to the mirror polishing is ground and removed under the same conditions as in the first embodiment. Since the range of "dip around the polishing" in the wafer having the outer diameter of 200 mm after the polishing is about 1.5 to 2.5 mm from the outer peripheral edge, the wafer having the diameter of 206 mm after the polishing is finished in this Example 2. 200 mm diameter
It was ground until.
【0015】その後、この研削が終了したウエハの新た
な外周端に対し、スラリーを供給しながらのテープ研磨
により鏡面面取を実施して、高平坦度の鏡面ウエハを作
製した。After that, a new peripheral edge of the wafer after the grinding was subjected to mirror chamfering by tape polishing while supplying a slurry to produce a mirror surface wafer with high flatness.
【0016】以上の実施例2の如く作製したウエハの平
坦度(フラットネス)を測定評価し、従来品と比較した
ものを以下の表1に示す。The flatness (flatness) of the wafer manufactured as in Example 2 above was measured and evaluated, and a comparison with the conventional product is shown in Table 1 below.
【表1】 [Table 1]
【0017】なお、評価パラメータのサイトフラットネ
スとして、25mm×25mmのエリア内におけるウエハ表面の
凹凸の差を比較した。また測定機は、米ADE社製
「ULTRA SCAN 9600」を使用した。As the site flatness of the evaluation parameter, the difference in the unevenness of the wafer surface in the area of 25 mm × 25 mm was compared. In addition, the measuring machine is made by ADE, Inc.
"ULTRA SCAN 9600" was used.
【0018】従って、上記表1から実施例2の如く作製
したウエハの平坦度は、従来品に比べ、その平坦度が大
幅に改善されていることが容易に理解できる。因みに、
実施例2の如く作製したウエハは、測定機の基準ウエハ
としても使用可能なレベルまで平坦度が向上した。Therefore, it can be easily understood from the above Table 1 that the flatness of the wafer manufactured as in Example 2 is significantly improved as compared with the conventional product. By the way,
The wafer manufactured as in Example 2 has improved flatness to a level at which it can be used as a reference wafer for a measuring machine.
【0019】尚、前示実施例では、シリコンインゴット
から切り出されたウエハ(スライスウエハ)に面取加工
を行った後にエッチング加工や研磨加工を行ったが、こ
れに限定されず、エッチング加工や研磨加工より前工程
で面取加工を行わずに省略しても良い。In the embodiment shown above, the wafer (slice wafer) cut out from the silicon ingot was subjected to the chamfering process and then the etching process or the polishing process. However, the present invention is not limited to this. It may be omitted without chamfering in a step prior to processing.
【0020】[0020]
【発明の効果】以上説明したように、本発明のうち請求
項1記載の発明は、エッチング加工時のウエハ内外周の
偏り及びエッチング液供給の相違に伴って生じるエッチ
ング量の差が原因のウエハ外周の非平坦な「エッチング
ダレ」部分を機械的に除去することにより、ウエハの非
常に平坦度の優れた内部のみが残るので、エッチング加
工によるウエハ外周の形状不良を皆無にして全面の平坦
度を向上でき、エッチングウエハを基板とするエッチン
グエピタキシャルウエハの製造において、全面で高平坦
度のエッチングエピタキシャルウエハが得られる。更に
ウエハの製造過程においてエッチング加工より前工程の
面取加工を省略することもできて、その分だけ製造工程
が簡素化される。As described above, according to the first aspect of the present invention, the wafer is caused by the difference in the etching amount caused by the deviation of the inner and outer circumferences of the wafer during etching and the difference in the supply of the etching solution. By mechanically removing the non-flat "etching sag" on the outer circumference, only the inside of the wafer, which has a very good flatness, remains, so that there is no defect in the outer circumference of the wafer due to etching processing, and the flatness of the entire surface is eliminated. In the production of an etching epitaxial wafer using the etching wafer as a substrate, an etching epitaxial wafer having a high flatness over the entire surface can be obtained. Further, in the wafer manufacturing process, the chamfering process, which is a process prior to the etching process, can be omitted, and the manufacturing process is simplified accordingly.
【0021】請求項2の発明は、鏡面加工時の研磨クロ
スへの食い込みに伴って生じるウエハ外周の非平坦な
「研磨周辺ダレ」部分を機械的に除去することにより、
ウエハの非常に平坦度の優れた内部のみが残るので、研
磨加工によるウエハ外周の形状不良を皆無にして全面の
平坦度を向上でき、全面で高平坦度の鏡面ウエハが得ら
れる。更にウエハの製造過程において研磨加工より前工
程の面取加工を省略することもできて、その分だけ製造
工程が簡素化される。According to the second aspect of the present invention, the non-flat "polishing peripheral sag" portion on the outer periphery of the wafer caused by biting into the polishing cloth during mirror finishing is mechanically removed.
Since only the inside of the wafer having a very excellent flatness remains, the flatness of the entire surface can be improved by eliminating the defective shape of the outer periphery of the wafer due to the polishing process, and a mirror-finished wafer having a high flatness on the entire surface can be obtained. Further, in the wafer manufacturing process, the chamfering process, which is a process prior to the polishing process, can be omitted, and the manufacturing process can be simplified accordingly.
【0022】請求項3の発明は、請求項1または2の発
明の効果に加えて、ウエハの外周部を研削除去した後
に、新たな外周部に対して鏡面面取加工を行うことによ
り、該ウエハ外周部の面粗さが改善されて、ウエハの表
面と同様な鏡面が得られ、この面取部分からの発塵が皆
無となってウエハ全体でのパーティクル発生が殆どなく
なるので、高清浄度でかつ高平坦度の鏡面ウエハ等が得
られる。According to the invention of claim 3, in addition to the effect of the invention of claim 1 or 2, by grinding and removing the outer peripheral portion of the wafer, mirror chamfering processing is performed on the new outer peripheral portion. The surface roughness of the outer peripheral part of the wafer is improved, and a mirror surface similar to the surface of the wafer is obtained. Since dust is not generated from this chamfered part, the generation of particles on the entire wafer is almost eliminated, and therefore high cleanliness is achieved. In addition, a mirror-finished wafer having a high flatness can be obtained.
【0023】請求項4の発明は、請求項1または2の発
明の効果に加えて、ウエハの外周部を#600〜#1200で
研削することにより、研削具が目詰まり等で研削能率が
極端に低下しないと共に、研削面が粗くならないからそ
の後の鏡面面取時の負担が小さくて加工時間が短縮化さ
れるので、研削加工能率を落とさず且つ鏡面面取加工に
支障のない研削加工が可能となる。In addition to the effect of the invention of claim 1 or 2, the invention of claim 4 grinds the outer peripheral portion of the wafer with # 600 to # 1200, so that the grinding tool is clogged and the grinding efficiency is extremely high. In addition, since the grinding surface does not become rough, the burden on the subsequent mirror chamfering is small and the processing time is shortened, so it is possible to perform grinding that does not reduce the grinding efficiency and does not interfere with mirror chamfering. Becomes
Claims (4)
たウエハに、順次所定の加工を施してエッチングウエハ
に仕上げる際のシリコン半導体ウエハの製造方法におい
て、ケミカルエッチング加工を施した後に、このエッチ
ング加工によってエッチングダレが発生するウエハの外
周部を研削除去することを特徴とするシリコン半導体ウ
エハの製造方法。1. A method for manufacturing a silicon semiconductor wafer in which a wafer cut out from a single crystal silicon ingot is sequentially subjected to predetermined processing to finish an etched wafer. In the method of manufacturing a silicon semiconductor wafer, chemical etching is performed and then etching sag is caused by the etching. A method of manufacturing a silicon semiconductor wafer, which comprises grinding and removing an outer peripheral portion of a wafer in which the above-mentioned problem occurs.
たウエハに、順次所定の加工を施して鏡面ウエハに仕上
げる際のシリコン半導体ウエハの製造方法において、ケ
ミカルエッチング加工に続いて鏡面研磨加工を施した後
に、この鏡面研磨加工によって研磨周辺ダレが発生する
ウエハの外周部を研削除去したことを特徴とするシリコ
ン半導体鏡面ウエハの製造方法。2. A method for manufacturing a silicon semiconductor wafer in which a wafer cut out from a single crystal silicon ingot is subjected to predetermined processing in order to finish it into a mirror-finished wafer. In the method of manufacturing a silicon semiconductor wafer, after chemical-etching processing is followed by mirror-polishing processing, A method for manufacturing a silicon semiconductor mirror-polished wafer, characterized in that an outer peripheral portion of a wafer where polishing sag is generated is ground and removed by the mirror-polishing process.
に、その新たな外周端に対して鏡面面取加工を行うこと
を特徴とする請求項1または2記載のシリコン半導体ウ
エハの製造方法。3. The method for manufacturing a silicon semiconductor wafer according to claim 1, wherein after polishing and removing the outer peripheral portion of the wafer, mirror chamfering is performed on the new outer peripheral edge.
#600〜#1200の研削具で研削することを特徴とする請
求項1または2記載のシリコン半導体ウエハの製造方
法。4. The method for manufacturing a silicon semiconductor wafer according to claim 1, wherein the outer peripheral portion of the wafer is ground with a grinding tool having a grinding wheel count of # 600 to # 1200.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001195136A JP2003007659A (en) | 2001-06-27 | 2001-06-27 | Method of manufacturing silicon semiconductor wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001195136A JP2003007659A (en) | 2001-06-27 | 2001-06-27 | Method of manufacturing silicon semiconductor wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2003007659A true JP2003007659A (en) | 2003-01-10 |
Family
ID=19033165
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001195136A Pending JP2003007659A (en) | 2001-06-27 | 2001-06-27 | Method of manufacturing silicon semiconductor wafer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2003007659A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006090574A1 (en) * | 2005-02-22 | 2006-08-31 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing semiconductor wafer and method for mirror chamfering semiconductor wafer |
JP2013043246A (en) * | 2011-08-24 | 2013-03-04 | Kyocera Crystal Device Corp | Method for forming crystal piece |
-
2001
- 2001-06-27 JP JP2001195136A patent/JP2003007659A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006090574A1 (en) * | 2005-02-22 | 2006-08-31 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing semiconductor wafer and method for mirror chamfering semiconductor wafer |
JP2013043246A (en) * | 2011-08-24 | 2013-03-04 | Kyocera Crystal Device Corp | Method for forming crystal piece |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4517867B2 (en) | Etching solution for controlling surface shape of silicon wafer and method for producing silicon wafer using the etching solution | |
JP4835069B2 (en) | Silicon wafer manufacturing method | |
KR101002250B1 (en) | Method for manufacturing epitaxial wafer | |
WO2013187441A1 (en) | Semiconductor wafer manufacturing method | |
CN111630213B (en) | Seed crystal for growing single crystal 4H-SiC and processing method thereof | |
JP2006100799A (en) | Method of manufacturing silicon wafer | |
JP2003249466A (en) | Silicon semiconductor wafer, and method for producing a number of semiconductor wafers and use thereof | |
JP6327329B1 (en) | Silicon wafer polishing method and silicon wafer manufacturing method | |
JP2009302410A (en) | Method of manufacturing semiconductor wafer | |
JP2009302408A (en) | Manufacturing method of semiconductor wafer | |
KR101390307B1 (en) | Method for producing epitaxial silicon wafer | |
JP2010021394A (en) | Method of manufacturing semiconductor wafer | |
JP3943869B2 (en) | Semiconductor wafer processing method and semiconductor wafer | |
CN110140195B (en) | Method for polishing silicon wafer, method for manufacturing silicon wafer, and silicon wafer | |
JP4103808B2 (en) | Wafer grinding method and wafer | |
JP4224871B2 (en) | Manufacturing method of semiconductor substrate | |
JP4248804B2 (en) | Semiconductor wafer and method for manufacturing semiconductor wafer | |
US6211088B1 (en) | Manufacturing method for semiconductor gas-phase epitaxial wafer | |
JP2011143477A (en) | Carrier for double-sided polishing device, double-sided polishing device using the same, and double-sided polishing method | |
JP2003007659A (en) | Method of manufacturing silicon semiconductor wafer | |
JP2006210759A (en) | Etching liquid for controlling surface profile of silicon wafer, and process for producing silicon wafer using that etching liquid | |
JP4154683B2 (en) | Manufacturing method of high flatness back surface satin wafer and surface grinding back surface lapping apparatus used in the manufacturing method | |
JP2010153844A (en) | Method of producing wafer for active layer | |
JP2009302412A (en) | Method of manufacturing semiconductor wafer | |
JP2003179019A (en) | Method of manufacturing silicon semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20040406 |