JP2002357456A - Encoder - Google Patents

Encoder

Info

Publication number
JP2002357456A
JP2002357456A JP2001204057A JP2001204057A JP2002357456A JP 2002357456 A JP2002357456 A JP 2002357456A JP 2001204057 A JP2001204057 A JP 2001204057A JP 2001204057 A JP2001204057 A JP 2001204057A JP 2002357456 A JP2002357456 A JP 2002357456A
Authority
JP
Japan
Prior art keywords
phase
output
encoder
abnormality
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001204057A
Other languages
Japanese (ja)
Other versions
JP3697610B2 (en
Inventor
Sadayoshi Oshima
定良 大島
Masahiro Matsuda
雅博 松田
Kenji Ikuta
健司 生田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Denso Co Ltd
Original Assignee
Toyo Denso Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Denso Co Ltd filed Critical Toyo Denso Co Ltd
Priority to JP2001204057A priority Critical patent/JP3697610B2/en
Publication of JP2002357456A publication Critical patent/JP2002357456A/en
Application granted granted Critical
Publication of JP3697610B2 publication Critical patent/JP3697610B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To acquire an abnormality occurrence signal of an encoder with a simple structure for outputting the abnormality occurrence signal in an easily detectable state through a Z-phase. SOLUTION: By means of this encoder, an A-phase pulse train signal and a B-phase pulse train signal shifted in a phase from each other by a predetermined angle are generated according to rotation of a pulsar, while a Z-phase pulse signal is generated in the predetermined position according to the rotation of the pulsar. This encoder is provided with an output circuit defining an output voltage of the Z-phase by impressing a bias voltage to the output side of the Z-phase via a resistor, an OR circuit taking a logical sum of the respective A-phase and the B-phase signals, and a transistor turned on/off according to an output signal from the OR circuit and turned on for reversing the output signal of the Z-phase into a low-level state of a failure detection output. The occurrence of an abnormality is detected through deviation of the Z-phase output voltage from a defined normal range.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、電気的な異常発生の検
知機能をそなえた回転速度、回転位置および回転方向を
検出するエンコーダに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an encoder for detecting a rotational speed, a rotational position, and a rotational direction having a function of detecting occurrence of an electrical abnormality.

【0002】[0002]

【従来の技術】従来、車両の自動操舵装置の舵角センサ
などに用いられるエンコーダにあっては、エンコーダ内
部の断線や地絡などの異常発生状態を検出する異常検出
回路を設けて、その検出信号をエンコーダ出力とは別の
信号系統によって装置全体を制御するECUに与えて異
常発生の有無を判定するようにしている。しかし、その
場合には、専用の検出信号ラインを別途に必要とするも
のになっている。
2. Description of the Related Art Conventionally, an encoder used for a steering angle sensor or the like of an automatic steering device for a vehicle is provided with an abnormality detecting circuit for detecting an abnormality occurrence state such as disconnection or ground fault inside the encoder. A signal is given to an ECU that controls the entire apparatus by a signal system different from that of the encoder output to determine whether or not an abnormality has occurred. However, in that case, a dedicated detection signal line is separately required.

【0003】そのため、従来では、パルサーの回転に応
じて互いに所定角度の位相がずれたA相、B相の各パル
ス列信号を生ずるとともに、パルサーの回転に応じて所
定位置でZ相のパルス信号を生ずるエンコーダにあっ
て、エンコーダ内部の異常発生状態を検出する異常検出
回路を設けて、その異常発生の検出信号をイクスクルー
シブ・オア回路を通してエンコーダのZ相に加えるよう
にし、Z相の信号が正常時の信号の反転状態になること
によって異常発生を検知するようにしたものが開発され
ている(特許第2794798号公報参照)。
For this reason, conventionally, A-phase and B-phase pulse train signals whose phases are shifted from each other by a predetermined angle according to the rotation of the pulsar are generated, and a Z-phase pulse signal is generated at a predetermined position according to the rotation of the pulsar. In the resulting encoder, an abnormality detection circuit for detecting an abnormality occurrence state inside the encoder is provided, and a detection signal of the occurrence of the abnormality is added to the Z phase of the encoder through an exclusive OR circuit. There has been developed a device that detects an occurrence of an abnormality by inverting a signal in a normal state (see Japanese Patent No. 2779498).

【0004】[0004]

【発明が解決しようとする課題】解決しようとする問題
点は、エンコーダ内部の異常発生状態を検出する異常検
出回路を設けて、その異常発生の検出信号をイクスクル
ーシブ・オア回路を通してエンコーダのZ相に出力させ
るようにするのでは、全体の構成が複雑になっているこ
とである。
The problem to be solved is that an abnormality detection circuit for detecting an abnormality occurrence state inside the encoder is provided, and the abnormality occurrence detection signal is passed through an exclusive-OR circuit to the encoder Z. If the phase is output, the overall configuration is complicated.

【0005】[0005]

【課題を解決するための手段】本発明は、パルサーの回
転に応じて互いに所定角度の位相がずれたA相、B相の
各パルス列信号を生ずるとともに、パルサーの回転に応
じて所定位置でZ相のパルス信号を生ずるエンコーダに
あって、簡単な構成によってエンコーダの異常発生信号
を得て、その異常発生信号をZ相を通して判定容易な状
態で出力させるべく、Z相の出力側に抵抗を介してバイ
アス電圧を印加することによってZ相の出力電圧を規定
する出力回路と、A相およびB相の各信号の論理和をと
るオア回路と、そのオア回路の出力信号に応じてオン,
オフ動作し、オン時にZ相の出力信号を故障検知出力の
ローレベル状態に反転させるトランジスタとを設けて、
Z相の出力電圧が正常時の規定された範囲を逸脱してい
ることによって異常発生を検知するようにしている。
According to the present invention, A-phase and B-phase pulse train signals whose phases are shifted from each other by a predetermined angle according to the rotation of the pulsar are generated, and Z is generated at a predetermined position according to the rotation of the pulsar. An encoder which generates a phase pulse signal, obtains an abnormality occurrence signal of the encoder by a simple configuration, and outputs the abnormality occurrence signal through the Z phase in a state that can be easily determined via a resistor to the output side of the Z phase. An output circuit for defining a Z-phase output voltage by applying a bias voltage, an OR circuit for performing an OR operation of signals of the A-phase and the B-phase, and turning on and off according to the output signal of the OR circuit.
A transistor that operates off and inverts the Z-phase output signal to a low level state of the failure detection output when on,
The occurrence of abnormality is detected when the output voltage of the Z phase deviates from a specified range in a normal state.

【0006】[0006]

【実施例】図1は、フォトダイオードPD1〜PD3を
用いた光学式のパルサー(図示せず)の回転に応じて互
いに所定角度の位相がずれたA相、B相の各パルス列信
号を生ずるとともに、所定位置でZ相のパルス信号を生
ずるエンコーダの回路構成を示している。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 shows the generation of A-phase and B-phase pulse train signals whose phases are shifted from each other by a predetermined angle in accordance with the rotation of an optical pulsar (not shown) using photodiodes PD1 to PD3. 1 shows a circuit configuration of an encoder that generates a Z-phase pulse signal at a predetermined position.

【0007】図2は、右回転時におけるA相、B相の各
パルス列信号を示している。
FIG. 2 shows A-phase and B-phase pulse train signals during clockwise rotation.

【0008】ここでは右回転時の場合を示しており、A
相とB相との位相差aが2.0°±1.5°に設定され
ている。また、そのハイレベル電圧が4.3V以上、ロ
ーレベル電圧が1.3V以下になるように回路定数が設
定されている。
Here, the case of right rotation is shown, and A
The phase difference a between the phase and the B phase is set to 2.0 ° ± 1.5 °. The circuit constants are set so that the high-level voltage is 4.3 V or higher and the low-level voltage is 1.3 V or lower.

【0009】図3は、そのZ相のパルス信号を示してい
る。
FIG. 3 shows the Z-phase pulse signal.

【0010】ここでは、正負逆転したパルス信号が出力
するようになっており、パルス間隔bが20°±2°に
なるように設定されている。
[0010] Here, a pulse signal that is inverted in the positive and negative directions is output, and the pulse interval b is set so as to be 20 ° ± 2 °.

【0011】このようなエンコーダの回路構成にあっ
て、本発明では、Z相の出力側に抵抗をRz介してバイ
アス電圧Vbを印加することによってZ相の出力電圧を
規定する出力回路1と、A相およびB相の各信号の論理
和をとるオア回路2と、そのオア回路2の出力信号に応
じてオン,オフ動作し、オン時にZ相の出力信号を故障
検知出力のローレベル状態に反転させるトランジスタQ
5とを設けて、Z相の出力電圧が正常時の規定された範
囲を逸脱していることによって異常発生を検知するよう
にしている。
In such a circuit configuration of the encoder, in the present invention, an output circuit 1 for defining a Z-phase output voltage by applying a bias voltage Vb to a Z-phase output side via a resistor Rz, An OR circuit 2 for calculating the logical sum of the signals of the A-phase and the B-phase; ON / OFF operation according to the output signal of the OR circuit 2; Inverting transistor Q
5 is provided to detect the occurrence of an abnormality when the output voltage of the Z phase deviates from a specified range in a normal state.

【0012】具体的には、Vb=5.0±0.25Vと
して、正常時におけるZ相のパルス信号のハイレベル電
圧が4.0±0.4Vに、そのローレベル電圧が0.8
±0.2Vになるように設定している。
Specifically, assuming that Vb = 5.0 ± 0.25V, the high-level voltage of the Z-phase pulse signal is 4.0 ± 0.4V and the low-level voltage is 0.8
It is set to be ± 0.2V.

【0013】そして、A相およびB相またはその何れか
一方が断線した異常発生時には、オア回路2の出力がハ
イレベルになってトランジスタQ5がオン状態になり、
それによりZ相の出力信号が故障検知出力のローレベル
の反転状態となってZ相の出力電圧が0.4V以下にな
るように設定している。
When an abnormality occurs in which the A-phase or the B-phase or any one of them is broken, the output of the OR circuit 2 goes high and the transistor Q5 is turned on.
As a result, the Z-phase output signal is set to the inversion state of the low level of the failure detection output, and the Z-phase output voltage is set to 0.4 V or less.

【0014】同様に、A相およびB相またはその何れか
一方が地絡した異常発生時にもトランジスタQ5がオン
状態になり、それによりZ相の出力信号が故障検知出力
のローレベルの反転状態となってZ相の出力電圧が0.
4V以下になる。また、Z相が地絡(トランジスタQ5
がオン状態になってZ相の出力信号が故障検知出力のロ
ーレベルの反転状態になる場合と同等)した異常発生時
にも、そのときのZ相の出力電圧が0.4V以下にな
る。
Similarly, the transistor Q5 is also turned on when an abnormality occurs in which the A-phase and / or the B-phase is grounded, whereby the output signal of the Z-phase becomes the inverted state of the low level of the failure detection output. And the output voltage of the Z phase becomes 0.
It becomes 4V or less. In addition, the Z phase is grounded (transistor Q5
Is turned on and the Z-phase output signal is in the inverted state of the low level of the failure detection output), the Z-phase output voltage at that time becomes 0.4 V or less.

【0015】また、エンコーダの電源VccまたはGN
Dが断線したとき、Z相が断線または天絡したときの異
常発生時には、そのときのZ相の出力電圧が4.6V以
上になるように設定している。
The power supply Vcc or GN of the encoder
When an abnormality occurs when D is disconnected or when the Z phase is disconnected or short-to-supply, the output voltage of the Z phase at that time is set to be 4.6 V or more.

【0016】表1は、正常時および異常発生時における
Z相出力電圧の規格値を示している。
Table 1 shows the standard values of the Z-phase output voltage under normal and abnormal conditions.

【0017】 [0017]

【0018】しかして、本発明は、エンコーダをこのよ
うな回路構成にすることにより、例えば、そのエンコー
ダを舵角センサとして用いた車両の自動操舵装置にあっ
て、その装置全体を制御するECUによりZ相の出力電
圧状態を監視するようにして、Z相の出力電圧が正常時
の規定された範囲Nを逸脱していることをもって異常発
生を検知できるようにしている。
According to the present invention, an encoder having such a circuit configuration is used, for example, in an automatic steering device for a vehicle using the encoder as a steering angle sensor, and an ECU for controlling the entire device. By monitoring the output voltage state of the Z-phase, the occurrence of abnormality can be detected based on the fact that the output voltage of the Z-phase is out of the specified range N in a normal state.

【0019】その場合、ECUは、Z相の出力電圧が
0.6Vから4.4Vの範囲にあるときにはエンコーダ
が正常に動作しているものと判定する。また、Z相の出
力電圧が0.4V以下になっているときにはA相、B相
が断線または地絡している異常発生時、またはZ相が地
絡している異常発生時であると判定する。そして、Z相
の出力電圧が4.6V以上になっているときにはエンコ
ーダの電源VccまたはGNDが断線している異常発生
時、またはZ相が断線または天絡している異常発生時で
あると判定する。
In this case, the ECU determines that the encoder is operating normally when the Z-phase output voltage is in the range of 0.6V to 4.4V. When the output voltage of the Z phase is 0.4 V or less, it is determined that an abnormality has occurred in which the A phase and the B phase are disconnected or grounded, or that an abnormality has occurred in which the Z phase is grounded. I do. If the output voltage of the Z phase is equal to or higher than 4.6 V, it is determined that an abnormality has occurred in which the power supply Vcc or GND of the encoder is disconnected, or that an abnormality has occurred in which the Z phase is disconnected or short-to-power. I do.

【0020】[0020]

【効果】以上、本発明によるエンコーダによれば、その
回路構成にあって、Z相の出力側に抵抗を介してバイア
ス電圧を印加することによってZ相の出力電圧を規定し
たうえで、A相およびB相の各信号の論理和をとるオア
回路およびそのオア出力に応じてオン,オフ動作して、
オン時にZ相の出力信号を故障検知出力のローレベル状
態に反転させるトランジスタを付加するだけの簡単な手
段を施すことにより、エンコーダの各種の異常発生信号
を得て、その各種の異常発生信号をZ相を通して判定容
易な状態で出力させることができるという利点を有して
いる。
As described above, according to the encoder of the present invention, in the circuit configuration, the Z-phase output voltage is specified by applying a bias voltage to the Z-phase output side via a resistor. And an OR circuit for taking the logical sum of the signals of the B and B phases, and turning on and off according to the OR output thereof,
By applying a simple means of adding a transistor for inverting the Z-phase output signal to the low level state of the failure detection output when turned on, various abnormality occurrence signals of the encoder are obtained, and the various abnormality occurrence signals are obtained. This has the advantage that it can be output in a state that is easy to determine through the Z phase.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明によるエンコーダの一実施例を示す回路
構成図である。
FIG. 1 is a circuit diagram showing an embodiment of an encoder according to the present invention.

【図2】本発明によるエンコーダのA相およびB相の各
パルス列信号を示す図である。
FIG. 2 is a diagram showing pulse train signals of A phase and B phase of the encoder according to the present invention.

【図3】本発明によるエンコーダの正常時および異常発
生時におけるZ相の出力状態を示す図である。
FIG. 3 is a diagram showing a Z-phase output state when the encoder according to the present invention is normal and abnormal.

【符号の説明】[Explanation of symbols]

1 出力回路 2 オア回路 Q5 Z相出力信号反転用のトランジスタ N 正常時の規定された出力電圧の範囲 AL ロー側の異常発生時の出力範囲 AH ハイ側の異常発生時の出力範囲 1 Output circuit 2 OR circuit Q5 Transistor for inverting Z-phase output signal N Specified output voltage range during normal operation AL Output range when low-side error occurs AH Output range when high-side error occurs

───────────────────────────────────────────────────── フロントページの続き (72)発明者 生田 健司 埼玉県鶴ケ島市太田ケ谷1053番地 東洋電 装株式会社テクニカルセンター内 Fターム(参考) 2F063 AA35 AA36 BA08 CA03 DA05 EA03 LA03 LA14 2F077 AA01 CC02 NN27 PP19 QQ03 QQ11 TT00 TT02 TT35 TT62 ────────────────────────────────────────────────── ─── Continuing on the front page (72) Inventor Kenji Ikuta 1053 Otagaya, Tsurugashima-shi, Saitama F-term (reference) 2F063 AA35 AA36 BA08 CA03 DA05 EA03 LA03 LA14 2F077 AA01 CC02 NN27 PP19 QQ03 QQ11 TT00 TT02 TT35 TT62

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 パルサーの回転に応じて互いに所定角度
の位相がずれたA相、B相の各パルス列信号を生ずると
ともに、パルサーの回転に応じて所定位置でZ相のパル
ス信号を生ずるエンコーダにおいて、Z相の出力側に抵
抗を介してバイアス電圧を印加することによってZ相の
出力電圧を規定する出力回路と、A相およびB相の各信
号の論理和をとるオア回路と、そのオア回路の出力信号
に応じてオン,オフ動作し、オン時にZ相の出力信号を
反転状態にするトランジスタとを設けて、Z相の出力電
圧が正常時の規定された範囲を逸脱していることによっ
て異常発生を検知するようにしたことを特徴とするエン
コーダ。
1. An encoder which generates A-phase and B-phase pulse train signals whose phases are shifted from each other by a predetermined angle in accordance with the rotation of a pulsar, and generates a Z-phase pulse signal at a predetermined position in accordance with the rotation of the pulsar. Circuit for defining the Z-phase output voltage by applying a bias voltage to the output side of the Z-phase via a resistor, an OR circuit for calculating the logical sum of the signals of the A-phase and the B-phase, and the OR circuit thereof And a transistor for turning on and off in response to the output signal of the above, and for inverting the output signal of the Z phase when turned on. An encoder characterized by detecting occurrence of abnormality.
【請求項2】 A相,B相の断線または地絡時にトラン
ジスタがオン状態になることにより、またZ相が地絡状
態になることにより、Z相の出力電圧が正常時の規定さ
れた範囲よりも低くなってそのときの異常発生が検知さ
れることを特徴とする請求項1の記載によるエンコー
ダ。
2. A specified range when the output voltage of the Z-phase is normal when the transistor is turned on when the A-phase and the B-phase are disconnected or when the ground is short-circuited. 2. The encoder according to claim 1, wherein the abnormality is detected to be lower than that of the abnormality.
【請求項3】 電源VccまたはGNDの断線、Z相の
断線または天絡時に、Z相の出力電圧が正常時の規定さ
れた範囲よりも高くなってそのときの異常発生が検知さ
れることを特徴とする請求項1の記載によるエンコー
ダ。
3. When the power supply Vcc or GND is disconnected, the Z-phase is disconnected, or the power supply is short-circuited, the output voltage of the Z-phase becomes higher than a normal range, and the occurrence of an abnormality is detected. An encoder according to claim 1, characterized in that:
JP2001204057A 2001-05-31 2001-05-31 Encoder Expired - Lifetime JP3697610B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001204057A JP3697610B2 (en) 2001-05-31 2001-05-31 Encoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001204057A JP3697610B2 (en) 2001-05-31 2001-05-31 Encoder

Publications (2)

Publication Number Publication Date
JP2002357456A true JP2002357456A (en) 2002-12-13
JP3697610B2 JP3697610B2 (en) 2005-09-21

Family

ID=19040592

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001204057A Expired - Lifetime JP3697610B2 (en) 2001-05-31 2001-05-31 Encoder

Country Status (1)

Country Link
JP (1) JP3697610B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6989771B2 (en) 2003-11-18 2006-01-24 Niles Co., Ltd. Encoder
US8006547B2 (en) 2004-05-21 2011-08-30 Robert Bosch Gmbh Sensor for a transmission-shift control, in particular of a motor vehicle

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108981749B (en) * 2018-07-05 2021-09-28 西安电子科技大学 Ground simulation verification system for X-ray pulsar angular position measurement and use method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6989771B2 (en) 2003-11-18 2006-01-24 Niles Co., Ltd. Encoder
US8006547B2 (en) 2004-05-21 2011-08-30 Robert Bosch Gmbh Sensor for a transmission-shift control, in particular of a motor vehicle

Also Published As

Publication number Publication date
JP3697610B2 (en) 2005-09-21

Similar Documents

Publication Publication Date Title
US6615152B2 (en) Abnormality detecting method and device for position detecting device, and electric power steering device
WO2015125235A1 (en) Motor rotation angle detection apparatus and electric power steering apparatus using same
JP2005249488A (en) Detection signal processing circuit and detection signal processing device for rotation sensor
US20020152039A1 (en) Apparatus and method for detecting abnomality in a position detection device
JPH10332725A (en) Detection signal processing device for rotation sensor
US6181127B1 (en) Method and circuit for checking the width of the air gap in a speed sensor
JP5163963B2 (en) Abnormality monitoring device
JP4434000B2 (en) Motor rotation information detection method and motor rotation information detection device
JP2015094718A (en) Disconnection detection device
US7559260B2 (en) Rotational angle detecting device
JP4248998B2 (en) Encoder
JP2002357456A (en) Encoder
JP5128399B2 (en) Magnetic sensor device
JP3684940B2 (en) Anomaly detection system
JP4899952B2 (en) Magnetic absolute encoder
JPH0712589A (en) Malfunction detector for magnetic type encoder
JP2001304871A (en) Abnormality diagnosing device for angular velocity sensor
JP4862760B2 (en) Detection signal processing circuit
GB2255410A (en) Digital sensors
KR100382678B1 (en) Apparatus for detecting dc motor state
JP3564550B2 (en) Pulse encoder connection failure detection circuit
JP2526293Y2 (en) Sensor signal processing circuit
JPH04131712A (en) Rotating angle detecting device and its detecting method
JP2000161532A (en) Abnormality detection device for solenoid valve
KR100680466B1 (en) Encoder defect diagnosis circuit for AGCS actuator

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050527

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050614

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050621

R150 Certificate of patent or registration of utility model

Ref document number: 3697610

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090715

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100715

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110715

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120715

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120715

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130715

Year of fee payment: 8

EXPY Cancellation because of completion of term