JP2002269551A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002269551A5 JP2002269551A5 JP2001065178A JP2001065178A JP2002269551A5 JP 2002269551 A5 JP2002269551 A5 JP 2002269551A5 JP 2001065178 A JP2001065178 A JP 2001065178A JP 2001065178 A JP2001065178 A JP 2001065178A JP 2002269551 A5 JP2002269551 A5 JP 2002269551A5
- Authority
- JP
- Japan
- Prior art keywords
- storage
- storage area
- conversion
- access
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 description 7
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001065178A JP4890681B2 (ja) | 2001-03-08 | 2001-03-08 | 画像処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001065178A JP4890681B2 (ja) | 2001-03-08 | 2001-03-08 | 画像処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002269551A JP2002269551A (ja) | 2002-09-20 |
| JP2002269551A5 true JP2002269551A5 (enExample) | 2010-03-18 |
| JP4890681B2 JP4890681B2 (ja) | 2012-03-07 |
Family
ID=18923881
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001065178A Expired - Fee Related JP4890681B2 (ja) | 2001-03-08 | 2001-03-08 | 画像処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4890681B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4446373B2 (ja) * | 2003-03-19 | 2010-04-07 | パナソニック株式会社 | プロセッサ、データ共有装置 |
| JP2008033722A (ja) * | 2006-07-31 | 2008-02-14 | Matsushita Electric Ind Co Ltd | エンディアン変換回路を備えたデータ転送制御装置 |
| JP5127540B2 (ja) * | 2008-04-02 | 2013-01-23 | シャープ株式会社 | 画像処理装置及び画像形成装置 |
| JP6540458B2 (ja) * | 2015-10-30 | 2019-07-10 | セイコーエプソン株式会社 | 画像処理方法、画像処理装置、および印刷システム |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0774986B2 (ja) * | 1987-09-19 | 1995-08-09 | 富士通株式会社 | データバス接続システム |
| JP2633331B2 (ja) * | 1988-10-24 | 1997-07-23 | 三菱電機株式会社 | マイクロプロセッサ |
| JPH04177439A (ja) * | 1990-11-08 | 1992-06-24 | Nec Corp | シングルチップ・マイクロコンピュータ |
| JP3619565B2 (ja) * | 1995-04-26 | 2005-02-09 | 株式会社ルネサステクノロジ | データ処理装置、及びそれを用いたシステム |
| JPH0997211A (ja) * | 1995-09-29 | 1997-04-08 | Matsushita Electric Ind Co Ltd | バス制御装置、及びバス制御装置を含む情報処理装置 |
| JP4134371B2 (ja) * | 1998-03-16 | 2008-08-20 | 三菱電機株式会社 | 入出力バスブリッジ装置 |
| JP3863314B2 (ja) * | 1999-05-07 | 2006-12-27 | 三菱電機株式会社 | プログラム実行装置 |
-
2001
- 2001-03-08 JP JP2001065178A patent/JP4890681B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2003036485A3 (en) | System and method for caching dram using an egress buffer | |
| DE60233760D1 (de) | Netzwerkeinrichtungs-treiberarchitektur | |
| JP2003067246A5 (enExample) | ||
| HK1048537A1 (zh) | 设有装置在晶片上的动态随机存取记忆体(ram)的极长指令集电脑处理架构 | |
| TW200731080A (en) | Unified DMA | |
| WO2017146874A3 (en) | Bus bridge for translating requests between a module bus and an axi bus | |
| NL1018416A1 (nl) | Geheugeninrichting, werkwijze voor het nemen van toegang tot de geheugeninrichting, en Reed-Solomondecodeerinrichting omvattende de geheugeninrichting. | |
| AU2001271947A1 (en) | Providing data to applications from an access system | |
| AU2003233107A1 (en) | Graphics engine converting individual commands to spatial image information, and electrical device and memory incorporating the graphics engine | |
| CA2325158A1 (en) | Core computer with clock down feature | |
| WO2003102870A3 (en) | Feature mapping between data sets | |
| WO2008127988A3 (en) | Read and write interface communications protocol for digital-to-analog signal converter with non-volatile memory | |
| JP2000278589A5 (enExample) | ||
| WO2001059565A3 (en) | Computer system including a memory access controller for using non-system memory storage resources during system boot time | |
| JP2002270790A5 (enExample) | ||
| EP1231543A3 (en) | Shared-memory controller for use in a multimedia processor system | |
| EP1187031A3 (en) | Bus bridge interface system | |
| DE69817298D1 (de) | Vorrichtung zur Kommunikation zwischen Informationsverarbeitungseinheiten und mit einem gemeinsamen Bus verbundenenen Prozessoren | |
| JP2002269551A5 (enExample) | ||
| JP2000215155A5 (enExample) | ||
| WO2006039039A3 (en) | Data processing system with bus access retraction | |
| EP0662747A3 (en) | DC-DC converter for output of several signals. | |
| WO2003028337A3 (de) | Verfahren zum zugriff auf eine befehlseinheit für ein datennetz | |
| AU2002253413A1 (en) | Bus interface for i/o device with memory | |
| EP0391537A3 (en) | Lock converting bus-to-bus interface system |