JP2002251330A5 - - Google Patents

Download PDF

Info

Publication number
JP2002251330A5
JP2002251330A5 JP2002003154A JP2002003154A JP2002251330A5 JP 2002251330 A5 JP2002251330 A5 JP 2002251330A5 JP 2002003154 A JP2002003154 A JP 2002003154A JP 2002003154 A JP2002003154 A JP 2002003154A JP 2002251330 A5 JP2002251330 A5 JP 2002251330A5
Authority
JP
Japan
Prior art keywords
memory
value
rebuild
storage location
updating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002003154A
Other languages
English (en)
Japanese (ja)
Other versions
JP3954389B2 (ja
JP2002251330A (ja
Filing date
Publication date
Priority claimed from US09/773,124 external-priority patent/US6665830B2/en
Application filed filed Critical
Publication of JP2002251330A publication Critical patent/JP2002251330A/ja
Publication of JP2002251330A5 publication Critical patent/JP2002251330A5/ja
Application granted granted Critical
Publication of JP3954389B2 publication Critical patent/JP3954389B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002003154A 2001-01-31 2002-01-10 チェックサム構築システム Expired - Fee Related JP3954389B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/773,124 US6665830B2 (en) 2001-01-31 2001-01-31 System and method for building a checksum
US09/773,124 2001-01-31

Publications (3)

Publication Number Publication Date
JP2002251330A JP2002251330A (ja) 2002-09-06
JP2002251330A5 true JP2002251330A5 (enExample) 2005-06-16
JP3954389B2 JP3954389B2 (ja) 2007-08-08

Family

ID=25097276

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002003154A Expired - Fee Related JP3954389B2 (ja) 2001-01-31 2002-01-10 チェックサム構築システム

Country Status (2)

Country Link
US (1) US6665830B2 (enExample)
JP (1) JP3954389B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4015807B2 (ja) * 2000-11-28 2007-11-28 Ｎｅｃエレクトロニクス株式会社 タイミングドリブンレイアウト手法
US20050111381A1 (en) * 2003-11-26 2005-05-26 Debargha Mukherjee Method and apparatus for updating offset fields
JP2007072847A (ja) * 2005-09-08 2007-03-22 Nec Corp 情報処理システムとセパレート隠蔽装置及びセパレート制御方法並びにプログラム
JP4240496B2 (ja) * 2005-10-04 2009-03-18 インターナショナル・ビジネス・マシーンズ・コーポレーション アクセス制御のための装置および方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59157887A (ja) 1983-02-28 1984-09-07 Hitachi Ltd 情報処理装置
US5230045A (en) 1986-11-12 1993-07-20 Xerox Corporation Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US4849978A (en) * 1987-07-02 1989-07-18 International Business Machines Corporation Memory unit backup using checksum
US5130992A (en) * 1990-04-16 1992-07-14 International Business Machines Corporaiton File-based redundant parity protection in a parallel computing system
US5208813A (en) * 1990-10-23 1993-05-04 Array Technology Corporation On-line reconstruction of a failed redundant array system
US5446691A (en) 1994-03-15 1995-08-29 Shablamm! Computer Inc. Interleave technique for accessing digital memory
JPH0887424A (ja) * 1994-09-16 1996-04-02 Toshiba Corp 電子計算機
JPH08286844A (ja) * 1995-04-13 1996-11-01 Hitachi Ltd パリティ生成制御方法およびディスク制御装置
US5761695A (en) 1995-09-19 1998-06-02 Hitachi, Ltd. Cache memory control method and apparatus, and method and apparatus for controlling memory capable of interleave control
US5835954A (en) 1996-09-12 1998-11-10 International Business Machines Corporation Target DASD controlled data migration move
JP2000010738A (ja) * 1998-06-17 2000-01-14 Toshiba Corp ディスクアレイシステム、同システムに適用される記憶容量拡張方法および記録媒体
US6397365B1 (en) * 1999-05-18 2002-05-28 Hewlett-Packard Company Memory error correction using redundant sliced memory and standard ECC mechanisms
US6490668B2 (en) * 2000-12-15 2002-12-03 Hewlett-Packard Company System and method for dynamically moving checksums to different memory locations

Similar Documents

Publication Publication Date Title
US10031845B2 (en) Method and apparatus for processing sequential writes to a block group of physical blocks in a memory device
US9489148B2 (en) Selecting between non-volatile memory units having different minimum addressable data unit sizes
WO2009143381A3 (en) Use of rdma to access non-volatile solid-state memory in a network storage system
JP2013539134A5 (enExample)
JP2013508885A5 (enExample)
WO2011056612A3 (en) Concurrent access to a memory pool shared between a block access device and a graph access device
KR102427267B1 (ko) 저장 장치 레이턴시/대역폭 자가 모니터링을 위한 방법 및 장치
US20180344254A1 (en) Patient care devices with network variables
US20170344283A1 (en) Data access between computing nodes
US10019198B2 (en) Method and apparatus for processing sequential writes to portions of an addressable unit
WO2017165173A4 (en) Solid state storage system with latency management mechanism and method of operation thereof
US20170270050A1 (en) Memory system including memory device and operation method thereof
JP2001159996A5 (enExample)
US9645738B2 (en) Direct memory access of remote data
JP2002244933A5 (enExample)
CN110113238A (zh) 通过易失性影子存储器访问非易失性存储器
KR101785189B1 (ko) 데이터 기입 방법 및 메모리 시스템
CN103140839B (zh) 在能够进行高速缓存的存储装置上进行高效顺序记录的系统和方法
JP2000225904A (ja) 自動車用制御装置
JP2008118630A (ja) バスポートルータ管理システム
CN106066832B (zh) 存取存储器模块/增加写入端口的方法以及存储器控制器
CN110147332B (zh) 目录数据的管理方法与存储器装置
JP2014154077A (ja) 二重更新防止システム及び二重更新防止方法
WO2018126274A2 (en) Data operations performed between computing nodes using direct memory access (dma)
JP2004221852A (ja) Ｏｐｃ通信ステーションおよびｏｐｃ通信システム