JP2002246418A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002246418A5 JP2002246418A5 JP2001040357A JP2001040357A JP2002246418A5 JP 2002246418 A5 JP2002246418 A5 JP 2002246418A5 JP 2001040357 A JP2001040357 A JP 2001040357A JP 2001040357 A JP2001040357 A JP 2001040357A JP 2002246418 A5 JP2002246418 A5 JP 2002246418A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- hole
- semiconductor
- conductive sheet
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 30
- 230000003287 optical Effects 0.000 claims 24
- 229920001169 thermoplastic Polymers 0.000 claims 9
- 229920001187 thermosetting polymer Polymers 0.000 claims 9
- 239000004416 thermosoftening plastic Substances 0.000 claims 9
- 238000004519 manufacturing process Methods 0.000 claims 4
- 239000000758 substrate Substances 0.000 claims 4
- 230000015572 biosynthetic process Effects 0.000 claims 2
- 230000000875 corresponding Effects 0.000 claims 2
- 238000005755 formation reaction Methods 0.000 claims 2
- 239000002923 metal particle Substances 0.000 claims 2
- 239000011347 resin Substances 0.000 claims 2
- 229920005989 resin Polymers 0.000 claims 2
- 238000007747 plating Methods 0.000 claims 1
Claims (13)
上記半導体素子の上記電極上に形成された上記外部電極端子と上記回路形成体の電極とを上記シートの上記貫通穴を介して電気的に接続して上記半導体素子と上記回路形成体とを接合することを特徴とする半導体素子の実装方法。 Between a semiconductor element and a circuit forming body, a thermoplastic or thermosetting sheet having a through hole at a position corresponding to the external electrode terminal formed on the electrode of the semiconductor element is interposed,
The external electrode terminal formed on the electrode of the semiconductor element and the electrode of the circuit forming body are electrically connected through the through hole of the sheet to join the semiconductor element and the circuit forming body. A method for mounting a semiconductor element, comprising:
上記半導体演算回路チップと上記発光素子アレイとの間に、上記受光素子の光路用貫通穴を設けた、熱可塑性若しくは熱硬化性の第1導電性シートを介在させて上記半導体演算回路チップと上記発光素子アレイとが接合されているとともに、上記発光素子アレイと上記回折型光学素子との間に、上記受光素子の光路用貫通穴を設けた、熱可塑性若しくは熱硬化性の第2導電性シートを介在させて上記発光素子アレイと上記回折型光学素子とを接合することを特徴とする光情報処理装置。 A semiconductor arithmetic circuit chip on which a light receiving element is formed, a light emitting element array in which a light emitting element is embedded in a substrate having a through hole for a light receiving element optical path, and a substrate with a diffractive optical element having a diffractive optical element are integrated. Optical information processing apparatus
Between the semiconductor arithmetic circuit chip and the light emitting element array, a thermoplastic or thermosetting first conductive sheet provided with an optical path through hole of the light receiving element is interposed, and the semiconductor arithmetic circuit chip and the above A thermoplastic or thermosetting second conductive sheet having a light-emitting element array bonded thereto and an optical path through hole for the light- receiving element provided between the light-emitting element array and the diffractive optical element. the by interposing an optical information processing apparatus characterized by bonding the light emitting element array and said diffractive optical element.
上記半導体演算回路チップと上記発光素子アレイとの間に、上記受光素子の光路用貫通 穴を設けた、熱可塑性若しくは熱硬化性の第1導電性シートを介在させるとともに、上記第1導電性シートにより上記半導体演算回路チップと上記発光素子アレイとを接合する一方、
上記発光素子アレイと上記回折型光学素子との間に、上記受光素子の光路用貫通穴を設けた、熱可塑性若しくは熱硬化性の第2導電性シートを介在させるとともに、上記第2導電性シートにより上記発光素子アレイと上記回折型光学素子とを接合することを特徴とする光情報処理装置の製造方法。 A semiconductor arithmetic circuit chip on which a light receiving element is formed, a light emitting element array in which a light emitting element is embedded in a substrate having a through hole for a light receiving element optical path, and a substrate with a diffractive optical element having a diffractive optical element are integrated. In an optical information processing apparatus manufacturing method for manufacturing an optical information processing apparatus,
A thermoplastic or thermosetting first conductive sheet provided with an optical path through hole for the light receiving element is interposed between the semiconductor arithmetic circuit chip and the light emitting element array, and the first conductive sheet. While joining the semiconductor arithmetic circuit chip and the light emitting element array by,
Between the light emitting element array and the diffractive optical element, there is interposed a thermoplastic or thermosetting second conductive sheet provided with an optical path through hole for the light receiving element, and the second conductive sheet. A method of manufacturing an optical information processing apparatus, comprising: bonding the light emitting element array and the diffractive optical element by:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001040357A JP3748779B2 (en) | 2001-02-16 | 2001-02-16 | Semiconductor element mounting method and thermoplastic or thermosetting sheet |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001040357A JP3748779B2 (en) | 2001-02-16 | 2001-02-16 | Semiconductor element mounting method and thermoplastic or thermosetting sheet |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2002246418A JP2002246418A (en) | 2002-08-30 |
JP2002246418A5 true JP2002246418A5 (en) | 2005-05-26 |
JP3748779B2 JP3748779B2 (en) | 2006-02-22 |
Family
ID=18902986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001040357A Expired - Fee Related JP3748779B2 (en) | 2001-02-16 | 2001-02-16 | Semiconductor element mounting method and thermoplastic or thermosetting sheet |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3748779B2 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6821878B2 (en) * | 2003-02-27 | 2004-11-23 | Freescale Semiconductor, Inc. | Area-array device assembly with pre-applied underfill layers on printed wiring board |
JP4649852B2 (en) * | 2004-03-08 | 2011-03-16 | カシオ計算機株式会社 | Electronic component joining method and electronic component joining structure |
JP4670697B2 (en) * | 2006-03-24 | 2011-04-13 | 株式会社デンソー | Manufacturing method of sensor device |
JP5141545B2 (en) * | 2008-12-26 | 2013-02-13 | 株式会社デンソー | Mechanical quantity sensor device |
JPWO2011093405A1 (en) * | 2010-02-01 | 2013-06-06 | 有限会社Mtec | Optical semiconductor device with chip size package |
JP5998450B2 (en) * | 2011-10-19 | 2016-09-28 | 住友ベークライト株式会社 | Optical waveguide module, optical waveguide module manufacturing method, and electronic apparatus |
CN103811593B (en) | 2012-11-12 | 2018-06-19 | 晶元光电股份有限公司 | The production method of semiconductor optoelectronic element |
JP5723497B2 (en) | 2013-03-28 | 2015-05-27 | 東芝ホクト電子株式会社 | Method for manufacturing light emitting device |
JP5628460B1 (en) | 2013-03-28 | 2014-11-19 | 東芝ホクト電子株式会社 | LIGHT EMITTING DEVICE, ITS MANUFACTURING METHOD, AND LIGHT EMITTING DEVICE USING DEVICE |
CN105518885B (en) | 2013-12-02 | 2018-02-16 | 东芝北斗电子株式会社 | Light-emitting device |
JP6523179B2 (en) | 2013-12-02 | 2019-05-29 | 東芝ホクト電子株式会社 | Light emitting unit, light emitting device, and method of manufacturing light emitting unit |
EP3079177B1 (en) | 2013-12-02 | 2020-03-25 | Toshiba Hokuto Electronics Corporation | Light-emission device, and production method therefor |
WO2015146115A1 (en) | 2014-03-25 | 2015-10-01 | 東芝ホクト電子株式会社 | Light-emitting device |
JPWO2016047132A1 (en) | 2014-09-26 | 2017-07-13 | 東芝ホクト電子株式会社 | Light emitting module |
JP6913460B2 (en) | 2014-09-26 | 2021-08-04 | 東芝ホクト電子株式会社 | Luminous module |
US11362060B2 (en) * | 2019-01-25 | 2022-06-14 | Epistar Corporation | Method and structure for die bonding using energy beam |
CN112992757B (en) * | 2020-07-03 | 2022-04-29 | 重庆康佳光电技术研究院有限公司 | Huge transfer method of micro light emitting diode chip |
-
2001
- 2001-02-16 JP JP2001040357A patent/JP3748779B2/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2002246418A5 (en) | ||
US3938177A (en) | Narrow lead contact for automatic face down bonding of electronic chips | |
EP0265927B1 (en) | Wire stacked bonding method | |
SG100674A1 (en) | Semiconductor device and manufacturing method of the same | |
US6992395B2 (en) | Semiconductor device and semiconductor module having external electrodes on an outer periphery | |
US7078738B2 (en) | Light-emitting device | |
US20150016116A1 (en) | Flexible led light bar and manufacturing method thereof | |
JP2006253289A5 (en) | ||
US20050280018A1 (en) | Light-emitting diode | |
US9472528B2 (en) | Integrated electronic package and method of fabrication | |
US3999280A (en) | Narrow lead contact for automatic face down bonding of electronic chips | |
JP2012532469A (en) | Electronic module | |
US6770982B1 (en) | Semiconductor device power distribution system and method | |
US4538143A (en) | Light-emitting diode displayer | |
US20050077529A1 (en) | Light-emitting diode chip package body and packaging method thereof | |
US9929116B2 (en) | Electronic device module and method of manufacturing the same | |
US6175153B1 (en) | Semiconductor device | |
CN107437046B (en) | Fingerprint sensor packaging structure and manufacturing method thereof | |
EP1041618A4 (en) | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment | |
US5877549A (en) | UFBGA package equipped with interface assembly including a photosoluble layer | |
JP4787749B2 (en) | Capacitor module and manufacturing method thereof | |
CN102034915A (en) | Light emitting semiconductor device | |
JPH10510107A (en) | Chip interconnect carrier and method for mounting a spring contact on a semiconductor device | |
EP1544913A3 (en) | Semiconductor device and method of manufacturing thereof | |
US20120056240A1 (en) | Semiconductor device |