|
JP2002083001A
(ja)
*
|
2000-09-06 |
2002-03-22 |
Hitachi Ltd |
論理回路の設計方法及びそれに使用するセルライブラリ
|
|
JP2002245104A
(ja)
*
|
2001-02-16 |
2002-08-30 |
Nec Corp |
論理縮小機能を備えたマッピング装置、マッピング方法、及びそのプログラム。
|
|
US6779158B2
(en)
*
|
2001-06-15 |
2004-08-17 |
Science & Technology Corporation @ Unm |
Digital logic optimization using selection operators
|
|
US7055121B1
(en)
*
|
2002-09-26 |
2006-05-30 |
Cypress Semiconductor Corporation |
Method, system, and computer program product for designing an integrated circuit using substitution of standard cells with substitute cells having differing electrical characteristics
|
|
US7299458B2
(en)
*
|
2002-10-31 |
2007-11-20 |
Src Computers, Inc. |
System and method for converting control flow graph representations to control-dataflow graph representations
|
|
US7103868B2
(en)
*
|
2002-11-12 |
2006-09-05 |
Lsi Logic Corporation |
Optimizing depths of circuits for Boolean functions
|
|
US6930510B2
(en)
*
|
2003-03-03 |
2005-08-16 |
Xilinx, Inc. |
FPGA architecture with mixed interconnect resources optimized for fast and low-power routing and methods of utilizing the same
|
|
US7243312B1
(en)
*
|
2003-10-24 |
2007-07-10 |
Xilinx, Inc. |
Method and apparatus for power optimization during an integrated circuit design process
|
|
US7425841B2
(en)
|
2004-02-14 |
2008-09-16 |
Tabula Inc. |
Configurable circuits, IC's, and systems
|
|
JP2006032870A
(ja)
*
|
2004-07-22 |
2006-02-02 |
Matsushita Electric Ind Co Ltd |
半導体集積回路装置の設計方法
|
|
US7317331B2
(en)
|
2004-11-08 |
2008-01-08 |
Tabula, Inc. |
Reconfigurable IC that has sections running at different reconfiguration rates
|
|
US7230869B1
(en)
|
2005-03-15 |
2007-06-12 |
Jason Redgrave |
Method and apparatus for accessing contents of memory cells
|
|
US9497022B2
(en)
*
|
2005-05-24 |
2016-11-15 |
Broadcom Corporation |
Method and system for improved fault tolerance in distributed customization controls using non-volatile memory
|
|
US7757189B1
(en)
*
|
2005-09-23 |
2010-07-13 |
Altera Corporation |
Super duplicate register removal
|
|
KR100650866B1
(ko)
*
|
2005-12-27 |
2006-11-28 |
동부일렉트로닉스 주식회사 |
논리 셀 라이브러리 검증 시스템 및 방법
|
|
US7389485B1
(en)
|
2006-03-28 |
2008-06-17 |
Xilinx, Inc. |
Methods of routing low-power designs in programmable logic devices having heterogeneous routing architectures
|
|
US7535252B1
(en)
|
2007-03-22 |
2009-05-19 |
Tabula, Inc. |
Configurable ICs that conditionally transition through configuration data sets
|
|
WO2009035586A1
(en)
*
|
2007-09-06 |
2009-03-19 |
Tabula, Inc. |
Configuration context switcher
|
|
US8024695B2
(en)
*
|
2008-02-05 |
2011-09-20 |
Nangate A/S |
Optimization of integrated circuit design and library
|
|
US8987868B1
(en)
|
2009-02-24 |
2015-03-24 |
Xilinx, Inc. |
Method and apparatus for programmable heterogeneous integration of stacked semiconductor die
|
|
TWI529551B
(zh)
*
|
2009-09-10 |
2016-04-11 |
卡登斯系統設計公司 |
用於實作圖形可編輯參數化單元之系統及方法
|
|
US7893712B1
(en)
|
2009-09-10 |
2011-02-22 |
Xilinx, Inc. |
Integrated circuit with a selectable interconnect circuit for low power or high performance operation
|
|
US8239796B2
(en)
*
|
2009-12-31 |
2012-08-07 |
University Of Utah |
Method and system for synthesizing relative timing constraints on an integrated circuit design to facilitate timing verification
|
|
US9015023B2
(en)
|
2010-05-05 |
2015-04-21 |
Xilinx, Inc. |
Device specific configuration of operating voltage
|
|
JP5797928B2
(ja)
*
|
2011-04-26 |
2015-10-21 |
ルネサスエレクトロニクス株式会社 |
論理回路の設計方法及び論理設計プログラム
|
|
US10169500B2
(en)
*
|
2011-08-08 |
2019-01-01 |
International Business Machines Corporation |
Critical path delay prediction
|
|
US8914759B2
(en)
|
2012-12-31 |
2014-12-16 |
Synopsys, Inc. |
Abstract creation
|
|
US9000490B2
(en)
|
2013-04-19 |
2015-04-07 |
Xilinx, Inc. |
Semiconductor package having IC dice and voltage tuners
|
|
US9612811B2
(en)
*
|
2014-01-21 |
2017-04-04 |
Nvidia Corporation |
Confluence analysis and loop fast-forwarding for improving SIMD execution efficiency
|
|
US9576094B2
(en)
*
|
2014-08-20 |
2017-02-21 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Logic circuit and system and computer program product for logic synthesis
|
|
CN110750946B
(zh)
*
|
2018-07-19 |
2023-08-18 |
澜至电子科技（成都）有限公司 |
集成电路网表仿真加速方法及其系统
|