JP2000208555A - Wire bonding terminal, its manufacture and manufacture of semiconductor loading substrate using wire bonding terminal - Google Patents
Wire bonding terminal, its manufacture and manufacture of semiconductor loading substrate using wire bonding terminalInfo
- Publication number
- JP2000208555A JP2000208555A JP11055260A JP5526099A JP2000208555A JP 2000208555 A JP2000208555 A JP 2000208555A JP 11055260 A JP11055260 A JP 11055260A JP 5526099 A JP5526099 A JP 5526099A JP 2000208555 A JP2000208555 A JP 2000208555A
- Authority
- JP
- Japan
- Prior art keywords
- plating film
- electroless
- wire bonding
- terminal
- plating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemically Coating (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Wire Bonding (AREA)
Abstract
Description
【０００１】[0001]
【発明の属する技術分野】本発明は、ワイヤボンディン
グ用端子とその製造方法並びにそのワイヤボンディング
端子を用いた半導体搭載用基板の製造方法に関する。The present invention relates to a wire bonding terminal, a method of manufacturing the same, and a method of manufacturing a semiconductor mounting substrate using the wire bonding terminal.
【０００２】[0002]
【従来の技術】プリント配線板は、近年、高密度化が進
んでおり、配線板に直接半導体チップを搭載する半導体
搭載用パッケージであるチップオンボード（以下、ＣＯ
Ｂという。）やマルチチップモジュール（以下、ＭＣＭ
という。）等の需要が伸びている。これらのパッケージ
と半導体チップとの電気的接続は、通常、ワイヤボンデ
ィングが用いられる。このパッケージにおけるワイヤボ
ンディング用端子としては、例えば、社団法人プリント
回路学会誌「サーキットテクノロジー」（１９９３年Ｖ
ｏｌ．８ Ｎｏ．５ ３６８〜３７２頁）に掲載されて
いるように、端子部分の銅箔表面に、ニッケルめっき皮
膜またはニッケル合金皮膜／置換金めっき皮膜／無電解
金めっき皮膜を形成することが知られている。また、特
開平５−５５７２７号公報には、端子部分の回路銅の表
面に、ニッケルめっき皮膜またはニッケル合金皮膜／パ
ラジウムめっき皮膜を形成することが記載されている。2. Description of the Related Art In recent years, the density of printed wiring boards has been increasing, and a chip-on-board (hereinafter referred to as a CO), which is a package for mounting a semiconductor chip directly on a wiring board, has been developed.
Called B. ) And multi-chip modules (hereinafter referred to as MCM)
That. ) Is growing. Normally, wire bonding is used for electrical connection between these packages and the semiconductor chip. As a terminal for wire bonding in this package, for example, “Circuit Technology”, a journal of the Printed Circuit Society of Japan (V
ol. 8 No. 5 pp. 368-372), it is known to form a nickel plating film or a nickel alloy film / substituted gold plating film / electroless gold plating film on a copper foil surface of a terminal portion. Further, Japanese Patent Application Laid-Open No. 5-55727 describes that a nickel plating film or a nickel alloy film / palladium plating film is formed on the surface of the circuit copper at the terminal portion.
【０００３】また、配線板の端部にコネクタへ挿入する
端子部として、金めっきを行なうことは、古くから知ら
れており、例えば、特開平１−１８０９８５号公報に
は、銅箔の表面に、ニッケルめっき皮膜またはニッケル
合金皮膜／パラジウムのめっき核の形成／無電解金めっ
き皮膜を形成することが記載され、特開平５−３２７１
８７号公報には、銅箔の表面に、パラジウムめっき皮膜
／金めっき皮膜あるいはパラジウムめっき皮膜を形成す
ることが記載され、特開平６−２２８７６２号公報に
は、銅箔の表面に、ニッケルめっき皮膜またはニッケル
合金皮膜／パラジウムストライクめっき皮膜／置換金め
っき皮膜を形成することが記載されている。It has been known for a long time to perform gold plating as a terminal portion to be inserted into a connector at an end of a wiring board. For example, Japanese Patent Application Laid-Open No. 1-180985 discloses a method of plating a copper foil on a surface thereof. Japanese Patent Application Laid-Open No. HEI 5-3271 describes that a nickel plating film or a nickel alloy film / a palladium plating nucleus formation / an electroless gold plating film is formed.
No. 87 describes that a palladium plating film / gold plating film or a palladium plating film is formed on the surface of a copper foil, and JP-A-6-228762 discloses that a nickel plating film is formed on the surface of the copper foil. It also describes forming a nickel alloy film / palladium strike plating film / substituted gold plating film.
【０００４】[0004]
【発明が解決しようとする課題】ところで、上記した従
来の構造や方法においては、めっきを行なった後の加熱
処理によって、ワイヤボンディングの成功率が著しく低
下するという課題がある。このような加熱処理とは、例
えば、めっきを行なった後に、水分を除去するために乾
燥するときに加わる熱がある。However, in the above-mentioned conventional structure and method, there is a problem that the success rate of wire bonding is significantly reduced by the heat treatment after plating. Such heat treatment includes, for example, heat applied when drying to remove moisture after plating.
【０００５】本発明は、加熱処理を行なってもワイヤボ
ンディングの成功を妨げない、ワイヤボンディング用端
子とその製造方法並びにそのワイヤボンディング端子を
用いた半導体搭載用基板の製造方法を提供することを目
的とする。An object of the present invention is to provide a wire bonding terminal, a method of manufacturing the same, and a method of manufacturing a semiconductor mounting substrate using the wire bonding terminal, which does not hinder the success of the wire bonding even if a heat treatment is performed. And
【０００６】[0006]
【課題を解決するための手段】本発明のワイヤボンディ
ング用端子は、端子形状の銅の表面に、無電解ニッケル
めっき皮膜または無電解ニッケル合金皮膜、置換パラジ
ウムめっき皮膜または無電解パラジウムめっき皮膜、置
換金めっき皮膜、無電解金めっき皮膜を、この順序に形
成したことを特徴とする。According to the present invention, there is provided a terminal for wire bonding, comprising: an electroless nickel plating film or an electroless nickel alloy film; a substituted palladium plating film or an electroless palladium plating film; A gold plating film and an electroless gold plating film are formed in this order.
【０００７】無電解ニッケルめっき皮膜または無電解ニ
ッケル合金皮膜の厚さは、１μｍ以上であることが好ま
しく、１μｍ未満であると、加熱処理後のワイヤボンデ
ィングの成功率が低下する。また、上限は、ほとんど経
済的な理由によってのみ制限され、通常は、１５μｍま
でとするのが好ましい。The thickness of the electroless nickel plating film or the electroless nickel alloy film is preferably 1 μm or more, and if it is less than 1 μm, the success rate of wire bonding after the heat treatment decreases. Also, the upper limit is limited only for economic reasons, and is usually preferably up to 15 μm.
【０００８】置換パラジウムめっき皮膜または無電解パ
ラジウムめっき皮膜の厚さは、０．１μｍ以上であるこ
とが好ましく、０．１μｍ未満であると、加熱処理後の
ワイヤボンディングの成功率が低下する。また、上限
は、ほとんど経済的な理由によってのみ制限され、通常
は、２μｍまでとするのが好ましい。The thickness of the substituted palladium plating film or the electroless palladium plating film is preferably 0.1 μm or more, and if it is less than 0.1 μm, the success rate of wire bonding after the heat treatment is reduced. In addition, the upper limit is limited only for economical reasons, and is usually preferably up to 2 μm.
【０００９】置換金めっき皮膜と無電解金めっき皮膜の
厚さの和は、０．０４μｍ以上であることが好ましく、
０．０４μｍ未満であると、加熱処理後のワイヤボンデ
ィングの成功率が低下する また、上限は、ほとんど経済的な理由によってのみ制限
され、通常は、２μｍまでとするのが好ましい。The sum of the thicknesses of the replacement gold plating film and the electroless gold plating film is preferably at least 0.04 μm,
If it is less than 0.04 μm, the success rate of wire bonding after the heat treatment is reduced. Also, the upper limit is almost limited only for economic reasons, and is usually preferably up to 2 μm.
【００１０】このようなワイヤボンディング用端子を製
造するには、端子形状の銅の表面に、無電解ニッケルめ
っき皮膜または無電解ニッケル合金皮膜を形成し、その
表面に置換パラジウムめっき皮膜または無電解パラジウ
ムめっき皮膜を形成し、その表面に置換金めっき皮膜を
形成し、その表面に無電解金めっき皮膜を形成すること
によって、得られる。In order to manufacture such a terminal for wire bonding, an electroless nickel plating film or an electroless nickel alloy film is formed on the surface of the terminal-shaped copper, and a substituted palladium plating film or an electroless palladium film is formed on the surface. It is obtained by forming a plating film, forming a displacement gold plating film on the surface thereof, and forming an electroless gold plating film on the surface.
【００１１】このようなワイヤボンディング用端子を有
する半導体搭載用基板としては、ＣＯＢ，ＭＣＭの他、
ピングリッドアレイ（以下、ＰＧＡという。）、ボール
グリッドアレイ（以下、ＢＧＡという。）等、どのよう
な基板に用いることもでき、絶縁基材としては、セラミ
クス等無機質基板や、フェノール樹脂、エポキシ樹脂、
ポリイミド樹脂等の有機質基板等、どのような材料でも
用いることができる。As a semiconductor mounting substrate having such a wire bonding terminal, COB, MCM,
Any substrate such as a pin grid array (hereinafter, referred to as PGA) and a ball grid array (hereinafter, referred to as BGA) can be used. As the insulating base material, an inorganic substrate such as ceramics, a phenol resin, or an epoxy resin ,
Any material such as an organic substrate such as a polyimide resin can be used.
【００１２】[0012]
【実施例】実施例１ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解ニッケルめっき） 続いて、無電解ニッケルめっき液であるＮＩＰＳ−１０
０（日立化成工業株式会社製、商品名）に、８５℃で２
０分間、浸漬処理する。このときに、リンの含有率は、
７．１Ｗｔ％であった。 工程４：（無電解パラジウムめっき） 続いて、無電解パラジウムめっき液であるＡＰＰ（石原
薬品工業株式会社製、商品名）に、５０℃で２０分間、
浸漬処理する。 工程５：（置換金めっき） 続いて、置換金めっき液であるＨＧＳ−１００（日立化
成工業株式会社製、商品名）に、８５℃で１０分間、浸
漬処理する。 工程６：（無電解金めっき） 続いて、無電解金めっき液であるＨＧＳ−２０００（日
立化成工業株式会社製、商品名）に、６５℃で４０分
間、浸漬処理する。Example 1 A hole was made in a copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was removed. After removing by etching and forming a plating resist also serving as a solder resist so as not to deposit plating on unnecessary portions, wire bonding terminals were formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless nickel plating) Subsequently, NIPS-10 which is an electroless nickel plating solution
0 (manufactured by Hitachi Chemical Co., Ltd., trade name)
Immerse for 0 minutes. At this time, the phosphorus content is
It was 7.1 Wt%. Step 4: (Electroless Palladium Plating) Subsequently, an electroless palladium plating solution, APP (trade name, manufactured by Ishihara Pharmaceutical Co., Ltd.) was added at 50 ° C. for 20 minutes.
Perform immersion treatment. Step 5: (Displacement Gold Plating) Subsequently, immersion treatment is performed at 85 ° C. for 10 minutes in HGS-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is a displacement gold plating solution. Step 6: (Electroless Gold Plating) Subsequently, immersion treatment is performed at 65 ° C. for 40 minutes in HGS-2000 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is an electroless gold plating solution.
【００１３】実施例２ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解ニッケルめっき） 続いて、無電解ニッケルめっき液であるＮＩＰＳ−１０
０（日立化成工業株式会社製、商品名）に、８５℃で２
０分間、浸漬処理する。このときに、リンの含有率は
７．０Ｗｔ％であった。 工程４：（置換パラジウムめっき） 続いて、置換パラジウムめっき液であるＭＣＡ（株式会
社ワールドメタル製、商品名）に、２５℃で２０分間、
浸漬処理する。 工程５：（置換金めっき） 続いて、置換金めっき液であるＨＧＳ−１００（日立化
成工業株式会社製、商品名）に、８５℃で１０分間、浸
漬処理する。 工程６：（無電解金めっき） 続いて、無電解金めっき液であるＨＧＳ−２０００（日
立化成工業株式会社製、商品名）に、６５℃で４０分
間、浸漬処理する。Example 2 A hole was made in a copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was etched. After removal, a plating resist also serving as a solder resist was formed so as not to deposit plating at unnecessary portions, and then a wire bonding terminal was formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless nickel plating) Subsequently, NIPS-10 which is an electroless nickel plating solution
0 (manufactured by Hitachi Chemical Co., Ltd., trade name)
Immerse for 0 minutes. At this time, the phosphorus content was 7.0 Wt%. Step 4: (Displacement palladium plating) Subsequently, a displacement palladium plating solution, MCA (trade name, manufactured by World Metal Co., Ltd.) was added at 25 ° C. for 20 minutes.
Perform immersion treatment. Step 5: (Displacement Gold Plating) Subsequently, immersion treatment is performed at 85 ° C. for 10 minutes in HGS-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is a displacement gold plating solution. Step 6: (Electroless Gold Plating) Subsequently, immersion treatment is performed at 65 ° C. for 40 minutes in HGS-2000 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is an electroless gold plating solution.
【００１４】比較例１ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解ニッケルめっき） 続いて、無電解ニッケルめっき液であるＮＩＰＳ−１０
０（日立化成工業株式会社製、商品名）に、８５℃で２
０分間、浸漬処理する。このときのリン含有率は、７．
５Ｗｔ％であった。 工程４：（置換金めっき） 続いて、置換金めっき液であるＨＧＳ−１００（日立化
成工業株式会社製、商品名）に、８５℃で１０分間、浸
漬処理する。 工程５：（無電解金めっき） 続いて、無電解金めっき液であるＨＧＳ−２０００（日
立化成工業株式会社製、商品名）に、６５℃で４０分
間、浸漬処理する。Comparative Example 1 A hole was made in a copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was etched. After removal, a plating resist also serving as a solder resist was formed so as not to deposit plating at unnecessary portions, and then a wire bonding terminal was formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless nickel plating) Subsequently, NIPS-10 which is an electroless nickel plating solution
0 (manufactured by Hitachi Chemical Co., Ltd., trade name)
Immerse for 0 minutes. At this time, the phosphorus content was 7.
It was 5 Wt%. Step 4: (Displacement Gold Plating) Subsequently, immersion treatment is performed at 85 ° C. for 10 minutes in HGS-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is a displacement gold plating solution. Step 5: (Electroless Gold Plating) Subsequently, immersion treatment is performed at 65 ° C. for 40 minutes in HGS-2000 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is an electroless gold plating solution.
【００１５】比較例２ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解ニッケルめっき） 続いて、無電解ニッケルめっき液であるＮＩＰＳ−１０
０（日立化成工業株式会社製、商品名）に、８５℃で２
０分間、浸漬処理する。このときのリン含有率は、７．
３Ｗｔ％であった。 工程４：（無電解パラジウムめっき） 続いて、無電解パラジウムめっき液であるＡＰＰ（石原
薬品株式会社製、商品名）に、５０℃で２０分間、浸漬
処理する。Comparative Example 2 A hole was made in a copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was etched. After removal, a plating resist also serving as a solder resist was formed so as not to deposit plating at unnecessary portions, and then a wire bonding terminal was formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless nickel plating) Subsequently, NIPS-10 which is an electroless nickel plating solution
0 (manufactured by Hitachi Chemical Co., Ltd., trade name)
Immerse for 0 minutes. At this time, the phosphorus content was 7.
It was 3 Wt%. Step 4: (Electroless Palladium Plating) Subsequently, an immersion treatment is performed at 50 ° C. for 20 minutes in APP (product name, manufactured by Ishihara Chemical Co., Ltd.) which is an electroless palladium plating solution.
【００１６】比較例３ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解ニッケルめっき） 続いて、無電解ニッケルめっき液であるＮＩＰＳ−１０
０（日立化成工業株式会社製、商品名）に、８５℃で２
０分間、浸漬処理する。このときのリン含有率は、７．
２Ｗｔ％であった。 工程４：（無電解パラジウムめっき） 続いて、無電解パラジウムめっき液であるＡＰＰ（石原
薬品株式会社製、商品名）に、５０℃で２０分間、浸漬
処理する。 工程５：（置換金めっき） 続いて、置換金めっき液であるＨＧＳ−１００（日立化
成工業株式会社製、商品名）に、８５℃で１０分間、浸
漬処理する。Comparative Example 3 A hole was made in a copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was etched. After removal, a plating resist also serving as a solder resist was formed so as not to deposit plating at unnecessary portions, and then a wire bonding terminal was formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless nickel plating) Subsequently, NIPS-10 which is an electroless nickel plating solution
0 (manufactured by Hitachi Chemical Co., Ltd., trade name)
Immerse for 0 minutes. At this time, the phosphorus content was 7.
It was 2 Wt%. Step 4: (Electroless Palladium Plating) Subsequently, an immersion treatment is performed at 50 ° C. for 20 minutes in APP (product name, manufactured by Ishihara Chemical Co., Ltd.) which is an electroless palladium plating solution. Step 5: (Displacement Gold Plating) Subsequently, immersion treatment is performed at 85 ° C. for 10 minutes in HGS-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is a displacement gold plating solution.
【００１７】比較例４ 銅張り積層板であるＭＣＬ−Ｅ−６７（日立化成工業株
式会社製、商品名）に孔をあけ、スルーホールめっきを
行ない、エッチングレジストを形成し、不要な銅をエッ
チング除去し、不要な箇所にめっきを析出させないよう
に、ソルダーレジストを兼ねためっきレジストを形成し
た後、以下の工程によりワイヤボンディング端子を形成
した。 工程１：（前処理） 上記基板を、脱脂液Ｚ−２００（株式会社ワールドメタ
ル製、商品名）に、５０℃で３分間浸漬し、２分間水洗
し、その後、１００ｇ／ｌの過硫酸アンモニウム溶液に
１分間浸漬し、２分間水洗し、１０％の硫酸で１分間浸
漬し、２分間水洗する。 工程２：（活性化） 続いて、めっき活性化処理液であるＳＡ−１００（日立
化成工業株式会社製、商品名）に、２５℃で５分間、浸
漬処理し、２分間水洗する。 工程３：（無電解パラジウムめっき） 続いて、無電解パラジウムめっき液であるＡＰＰ（石原
薬品株式会社製、商品名）に、５０℃で２０分間、浸漬
処理する。 工程４：（置換金めっき） 続いて、置換金めっき液であるＨＧＳ−１００（日立化
成工業株式会社製、商品名）に、８５℃で１０分間、浸
漬処理する。 工程５：（無電解金めっき） 続いて、無電解金めっき液であるＨＧＳ−２０００（日
立化成工業株式会社製、商品名）に、６５℃で４０分
間、浸漬処理する。Comparative Example 4 A hole was made in a copper-clad laminate, MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), through-hole plating was performed, an etching resist was formed, and unnecessary copper was etched. After removal, a plating resist also serving as a solder resist was formed so as not to deposit plating at unnecessary portions, and then a wire bonding terminal was formed by the following steps. Step 1: (Pretreatment) The above substrate was immersed in a degreasing solution Z-200 (trade name, manufactured by World Metal Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then 100 g / l ammonium persulfate solution For 1 minute, wash with water for 2 minutes, soak for 1 minute with 10% sulfuric acid, and wash with water for 2 minutes. Step 2: (Activation) Subsequently, the plate is immersed in a plating activation treatment solution, SA-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) at 25 ° C. for 5 minutes, and washed with water for 2 minutes. Step 3: (Electroless Palladium Plating) Subsequently, an immersion treatment is performed at 50 ° C. for 20 minutes in APP (product name, manufactured by Ishihara Chemical Co., Ltd.) which is an electroless palladium plating solution. Step 4: (Displacement Gold Plating) Subsequently, immersion treatment is performed at 85 ° C. for 10 minutes in HGS-100 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is a displacement gold plating solution. Step 5: (Electroless Gold Plating) Subsequently, immersion treatment is performed at 65 ° C. for 40 minutes in HGS-2000 (trade name, manufactured by Hitachi Chemical Co., Ltd.) which is an electroless gold plating solution.
【００１８】以上のようにして作製した配線板を、その
ままの状態のものと、１８０℃で２時間熱処理したもの
の両方に、ワイヤボンディングを行なった。このとき
に、１つの配線板に行なうワイヤボンディングの数を１
００本とし、ワイヤボンディングに成功したものの数を
付着率で表す。熱処理をしないものは、実施例１、２、
比較例１では、付着率は１００％であり、密着強度は９
〜１３ｇであったが、比較例２、３、４では付着しない
ものが発生し、密着強度も０〜１０ｇとばらついた。熱
処理を行なったものは、実施例１、２では１００％であ
り密着強度も９〜１３ｇであったが、比較例ではいずれ
も付着しないものが多く、密着強度も０〜１０ｇとばら
ついた。Wire bonding was performed on both the wiring board manufactured as described above and a heat-treated board at 180 ° C. for 2 hours. At this time, the number of wire bonding to be performed on one wiring board is 1
It is assumed that the number of wires is 00, and the number of wires that have succeeded in wire bonding is represented by the adhesion rate. Examples without heat treatment are shown in Examples 1 and 2,
In Comparative Example 1, the adhesion rate was 100% and the adhesion strength was 9
However, in Comparative Examples 2, 3, and 4, non-adhesion occurred, and the adhesion strength varied from 0 to 10 g. The heat-treated ones were 100% in Examples 1 and 2 and had an adhesion strength of 9 to 13 g, but many of the comparative examples did not adhere and the adhesion strength varied from 0 to 10 g.
【００１９】[0019]
【発明の効果】以上に説明したように、本発明によっ
て、加熱処理によってもワイヤボンディングの成功を妨
げないワイヤボンディング用端子とその製造方法並びに
そのワイヤボンディング端子を用いた半導体搭載用基板
の製造方法を提供することができる。As described above, according to the present invention, a wire bonding terminal which does not hinder the success of wire bonding even by a heat treatment, a method of manufacturing the same, and a method of manufacturing a semiconductor mounting substrate using the wire bonding terminal. Can be provided.
───────────────────────────────────────────────────── フロントページの続き (72)発明者 中祖 昭士 茨城県下館市大字小川1500番地 日立化成 工業株式会社下館研究所内 Ｆターム(参考） 4K022 AA02 AA42 BA03 BA14 BA28 BA32 CA04 CA25 DA01 DA03 DB26 EA01 5E343 AA07 AA12 BB14 BB18 BB23 BB24 BB44 BB48 BB55 BB67 DD33 GG16 5F044 AA03 EE04 EE06 EE13 ────────────────────────────────────────────────── ─── Continuing from the front page (72) Inventor: Shoji Nakaso 1500 Ogawa, Oji, Shimodate City, Ibaraki Prefecture F-term in Shimodate Research Laboratory, Hitachi Chemical Co., Ltd. 4K022 AA02 AA42 BA03 BA14 BA28 BA32 CA04 CA25 DA01 DA03 DB26 EA01 5E343 AA07 AA12 BB14 BB18 BB23 BB24 BB44 BB48 BB55 BB67 DD33 GG16 5F044 AA03 EE04 EE06 EE13
Claims (6)
っき皮膜または無電解ニッケル合金皮膜、置換パラジウ
ムめっき皮膜または無電解パラジウムめっき皮膜、置換
金めっき皮膜、無電解金めっき皮膜を、この順序に形成
したことを特徴とするワイヤボンディング用端子。1. An electroless nickel plating film or an electroless nickel alloy film, a substitutional palladium plating film or an electroless palladium plating film, a substitutional gold plating film, and an electroless gold plating film on a surface of a terminal-shaped copper in this order. A terminal for wire bonding, characterized in that the terminal is formed as follows.
ッケル合金皮膜の厚さが、１μｍ以上であることを特徴
とする請求項１に記載のワイヤボンディング用端子。2. The wire bonding terminal according to claim 1, wherein the thickness of the electroless nickel plating film or the electroless nickel alloy film is 1 μm or more.
ラジウムめっき皮膜の厚さが、０．１μｍ以上であるこ
とを特徴とする請求項１または２に記載のワイヤボンデ
ィング用端子。3. The terminal for wire bonding according to claim 1, wherein the thickness of the displacement palladium plating film or the electroless palladium plating film is 0.1 μm or more.
厚さの和が、０．０４μｍ以上であることを特徴とする
請求項１〜３のうちいずれかに記載のワイヤボンディン
グ用端子。4. The wire bonding terminal according to claim 1, wherein the sum of the thicknesses of the replacement gold plating film and the electroless gold plating film is 0.04 μm or more.
っき皮膜または無電解ニッケル合金皮膜を形成し、その
表面に置換パラジウムめっき皮膜または無電解パラジウ
ムめっき皮膜を形成し、その表面に置換金めっき皮膜を
形成し、その表面に無電解金めっき皮膜を形成したこと
を特徴とするワイヤボンディング用端子の製造方法。5. An electroless nickel plating film or an electroless nickel alloy film is formed on a surface of a terminal-shaped copper, a substituted palladium plating film or an electroless palladium plating film is formed on the surface, and a substituted gold plating film is formed on the surface. A method of manufacturing a terminal for wire bonding, comprising forming a plating film and forming an electroless gold plating film on the surface.
子と、外部接続用端子と、前記ワイヤボンディング用端
子と外部接続用端子とを電気的に接続する導体回路と、
これらを支持する絶縁部からなる半導体搭載用基板の製
造方法において、端子形状の銅の表面に、無電解ニッケ
ルめっき皮膜または無電解ニッケル合金皮膜を形成し、
その表面に置換パラジウムめっき皮膜または無電解パラ
ジウムめっき皮膜を形成し、その表面に置換金めっき皮
膜を形成し、その表面に無電解金めっき皮膜を形成した
ことを特徴とするワイヤボンディング端子を用いた半導
体搭載用基板の製造方法。6. A semiconductor circuit, a wire bonding terminal, an external connection terminal, a conductor circuit for electrically connecting the wire bonding terminal and the external connection terminal,
In the method of manufacturing a semiconductor mounting substrate comprising an insulating portion supporting these, on the surface of the terminal-shaped copper, forming an electroless nickel plating film or an electroless nickel alloy film,
A wire bonding terminal was used, in which a substitutional palladium plating film or an electroless palladium plating film was formed on the surface, a substitutional gold plating film was formed on the surface, and an electroless gold plating film was formed on the surface. A method for manufacturing a semiconductor mounting substrate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5526099A JP3596335B2 (en) | 1995-06-20 | 1999-03-03 | Semiconductor mounting substrate using wire bonding terminals |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15313995A JP3345529B2 (en) | 1995-06-20 | 1995-06-20 | Wire bonding terminal, method of manufacturing the same, and method of manufacturing semiconductor mounting substrate using the wire bonding terminal |
| JP5526099A JP3596335B2 (en) | 1995-06-20 | 1999-03-03 | Semiconductor mounting substrate using wire bonding terminals |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15313995A Division JP3345529B2 (en) | 1995-06-20 | 1995-06-20 | Wire bonding terminal, method of manufacturing the same, and method of manufacturing semiconductor mounting substrate using the wire bonding terminal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000208555A true JP2000208555A (en) | 2000-07-28 |
| JP3596335B2 JP3596335B2 (en) | 2004-12-02 |
Family
ID=33542748
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5526099A Expired - Lifetime JP3596335B2 (en) | 1995-06-20 | 1999-03-03 | Semiconductor mounting substrate using wire bonding terminals |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3596335B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006339609A (en) * | 2005-06-06 | 2006-12-14 | Kyocer Slc Technologies Corp | Wiring board and manufacturing method of the same |
| WO2008136327A1 (en) * | 2007-04-27 | 2008-11-13 | Hitachi Chemical Company, Ltd. | Connecting terminal, semiconductor package using connecting terminal and method for manufacturing semiconductor package |
| US8124174B2 (en) | 2007-04-16 | 2012-02-28 | C. Uyemura & Co., Ltd. | Electroless gold plating method and electronic parts |
-
1999
- 1999-03-03 JP JP5526099A patent/JP3596335B2/en not_active Expired - Lifetime
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006339609A (en) * | 2005-06-06 | 2006-12-14 | Kyocer Slc Technologies Corp | Wiring board and manufacturing method of the same |
| JP4674120B2 (en) * | 2005-06-06 | 2011-04-20 | 京セラＳｌｃテクノロジー株式会社 | Wiring board and manufacturing method thereof |
| US8124174B2 (en) | 2007-04-16 | 2012-02-28 | C. Uyemura & Co., Ltd. | Electroless gold plating method and electronic parts |
| WO2008136327A1 (en) * | 2007-04-27 | 2008-11-13 | Hitachi Chemical Company, Ltd. | Connecting terminal, semiconductor package using connecting terminal and method for manufacturing semiconductor package |
| KR101107834B1 (en) * | 2007-04-27 | 2012-02-09 | 히다치 가세고교 가부시끼가이샤 | Connecting terminal, semiconductor package using connecting terminal and method for manufacturing semiconductor package |
| US8426742B2 (en) | 2007-04-27 | 2013-04-23 | Hitachi Chemical Company, Ltd. | Connecting terminal, semiconductor package using connecting terminal and method for manufacturing semiconductor package |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3596335B2 (en) | 2004-12-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3345529B2 (en) | Wire bonding terminal, method of manufacturing the same, and method of manufacturing semiconductor mounting substrate using the wire bonding terminal | |
| US4935312A (en) | Film carrier having tin and indium plated layers | |
| US6669077B1 (en) | High-strength solder joint | |
| CN104349581B (en) | Wired circuit board and its manufacture method | |
| KR100362866B1 (en) | Process of fabricating semiconductor device | |
| JP2002167676A (en) | Electroless gold plating method | |
| JP2666470B2 (en) | Electroless plating method | |
| JP2000208555A (en) | Wire bonding terminal, its manufacture and manufacture of semiconductor loading substrate using wire bonding terminal | |
| JPH0828561B2 (en) | Manufacturing method of printed wiring board | |
| JPH11140659A (en) | Substrate for mounting semiconductor and its production | |
| JP4449459B2 (en) | A wire mounting terminal, a manufacturing method thereof, and a semiconductor mounting substrate having the wire bonding terminal. | |
| JP4798451B2 (en) | Wiring board and manufacturing method thereof | |
| JP2761262B2 (en) | Method of manufacturing thick film printed circuit board | |
| JP2000277897A (en) | Terminal for solder-ball connection and its formation method and as manufacture of board for semiconductor mounting | |
| JP2005317729A (en) | Connection terminal, semiconductor package using the same, and method for manufacturing semiconductor package | |
| JP2000252380A (en) | Solder connecting pad and substrate for placing semiconductor using the solder connecting pad | |
| JP2002016100A (en) | Electronic component-mounting substrate and its manufacturing method | |
| JP3349166B2 (en) | Circuit board | |
| JPH11140658A (en) | Substrate for mounting semiconductor and its production | |
| JP3801334B2 (en) | Semiconductor device mounting substrate and manufacturing method thereof | |
| JPH1056261A (en) | Plating method at through hole part or photo-via part in ball grid array package | |
| JP3669460B2 (en) | Electroless plating method | |
| JPH06316768A (en) | Electroless plating method for fluorine containing polyimide resin | |
| JP2002118134A (en) | Connection terminal and semiconductor package using the same as well as manufacturing method thereof | |
| KR100648970B1 (en) | Pcb terminal and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040527 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040723 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20040723 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040817 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040830 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080917 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090917 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090917 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100917 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100917 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110917 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110917 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120917 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120917 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130917 Year of fee payment: 9 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130917 Year of fee payment: 9 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| EXPY | Cancellation because of completion of term |