JP2000121700A5 - - Google Patents

Download PDF

Info

Publication number
JP2000121700A5
JP2000121700A5 JP1999290335A JP29033599A JP2000121700A5 JP 2000121700 A5 JP2000121700 A5 JP 2000121700A5 JP 1999290335 A JP1999290335 A JP 1999290335A JP 29033599 A JP29033599 A JP 29033599A JP 2000121700 A5 JP2000121700 A5 JP 2000121700A5
Authority
JP
Japan
Prior art keywords
branch
rank order
branch voltage
subset
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1999290335A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000121700A (ja
Filing date
Publication date
Priority claimed from US09/169,597 external-priority patent/US6266787B1/en
Application filed filed Critical
Publication of JP2000121700A publication Critical patent/JP2000121700A/ja
Publication of JP2000121700A5 publication Critical patent/JP2000121700A5/ja
Pending legal-status Critical Current

Links

JP11290335A 1998-10-09 1999-10-12 アクセスを制限した回路テストにおいて刺激位置を選択するための方法及び装置 Pending JP2000121700A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/169,597 US6266787B1 (en) 1998-10-09 1998-10-09 Method and apparatus for selecting stimulus locations during limited access circuit test
US169597 1998-10-09

Publications (2)

Publication Number Publication Date
JP2000121700A JP2000121700A (ja) 2000-04-28
JP2000121700A5 true JP2000121700A5 (enExample) 2006-11-24

Family

ID=22616365

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11290335A Pending JP2000121700A (ja) 1998-10-09 1999-10-12 アクセスを制限した回路テストにおいて刺激位置を選択するための方法及び装置

Country Status (4)

Country Link
US (1) US6266787B1 (enExample)
EP (1) EP0992804B1 (enExample)
JP (1) JP2000121700A (enExample)
DE (1) DE69923045T2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6968285B1 (en) * 2003-04-09 2005-11-22 Hamid Adnan A Method and apparatus for scenario search based random generation of functional test suites
US7111198B2 (en) * 2003-06-12 2006-09-19 Inventec Corporation Multithread auto test method
US7779374B1 (en) 2006-09-29 2010-08-17 Breker Verification Systems, Inc. Generating self-checking test cases from reduced case analysis graphs
WO2014121138A2 (en) * 2013-01-31 2014-08-07 The Regents Of The University Of California Method and apparatus for solving an optimization problem using an analog circuit

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012625A (en) * 1975-09-05 1977-03-15 Honeywell Information Systems, Inc. Non-logic printed wiring board test system
US4204633A (en) * 1978-11-20 1980-05-27 International Business Machines Corporation Logic chip test system with path oriented decision making test pattern generator
US5012180A (en) * 1988-05-17 1991-04-30 Zilog, Inc. System for testing internal nodes
JPH07113898B2 (ja) * 1989-05-09 1995-12-06 株式会社日立製作所 障害検出方式
US5323108A (en) * 1992-01-23 1994-06-21 Hewlett-Packard Company Method for generating functional tests for printed circuit boards based on pattern matching of models
US5808919A (en) 1993-11-23 1998-09-15 Hewlett-Packard Company Diagnostic system
US5530372A (en) * 1994-04-15 1996-06-25 Schlumberger Technologies, Inc. Method of probing a net of an IC at an optimal probe-point
US5521513A (en) * 1994-10-25 1996-05-28 Teradyne Inc Manufacturing defect analyzer
US5732209A (en) * 1995-11-29 1998-03-24 Exponential Technology, Inc. Self-testing multi-processor die with internal compare points
EP0794495A3 (en) * 1996-03-08 1998-07-22 Hewlett-Packard Company Automated analysis of a model-based diagnostic system
US5734661A (en) * 1996-09-20 1998-03-31 Micron Technology, Inc. Method and apparatus for providing external access to internal integrated circuit test circuits

Similar Documents

Publication Publication Date Title
Jenkins et al. An application of functional dependencies to the topological analysis of protection schemes
CA2171802A1 (en) Comparative performance modeling for distributed object oriented applications
RU95121102A (ru) Способ инициализации и актуализации модели сети
WO2001061494A8 (en) System and method for redundant array network storage
JPH11120117A5 (enExample)
SE9702763L (sv) Metod vid databas
WO2000072256A3 (de) Neuronales netz zum computergestützten wissensmanagement
JPH11330967A5 (enExample)
JP2000121700A5 (enExample)
Birman et al. The homeomorphism problem for S^3
Segal Two-sided ideals in operator algebras
Jha Optimal L (2, 1)-labeling of strong products of cycles [transmitter frequency assignment]
Kuntman et al. A modified third generation current conveyor, its characterization and applications
JP2000121698A5 (enExample)
DE60131889D1 (de) Verfahren und telekommunikationsknoten zur verteilung von abschlussverkehr in einem telekommunikationsknoten
JPH10327211A5 (enExample)
Tippe et al. Modular simulation of zonal architectures and ring topologies for automotive power nets
Mingers What are real friends for? A reply to Mike Jackson
JP2000030869A5 (enExample)
WO2005119997A3 (en) Domain-influenced prefix assignment method and apparatus
WO2007110910A1 (ja) 回路シミュレータ
CN106208086B (zh) 电网控制方法和装置
de Andrade et al. Almost automorphic and pseudo-almost automorphic solutions to semilinear evolution equations with nondense domain
JPS5812424A (ja) 逐次比較型ａ／ｄ変換器
Zemanian The complete behavior of certain infinite networks under Kirchhoff’s node and loop laws