IT963411B - Memoria di sola lettura perfezionata - Google Patents

Memoria di sola lettura perfezionata

Info

Publication number
IT963411B
IT963411B IT27477/72A IT2747772A IT963411B IT 963411 B IT963411 B IT 963411B IT 27477/72 A IT27477/72 A IT 27477/72A IT 2747772 A IT2747772 A IT 2747772A IT 963411 B IT963411 B IT 963411B
Authority
IT
Italy
Prior art keywords
perfected
read
memory
perfected read
Prior art date
Application number
IT27477/72A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT963411B publication Critical patent/IT963411B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/055—Fuse
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/926—Elongated lead extending axially through another elongated lead

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
IT27477/72A 1971-09-17 1972-07-27 Memoria di sola lettura perfezionata IT963411B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US18150371A 1971-09-17 1971-09-17

Publications (1)

Publication Number Publication Date
IT963411B true IT963411B (it) 1974-01-10

Family

ID=22664541

Family Applications (1)

Application Number Title Priority Date Filing Date
IT27477/72A IT963411B (it) 1971-09-17 1972-07-27 Memoria di sola lettura perfezionata

Country Status (7)

Country Link
US (1) US3717852A (it)
JP (1) JPS5326462B2 (it)
CA (1) CA961582A (it)
DE (1) DE2235801C3 (it)
FR (1) FR2152621B1 (it)
GB (1) GB1372771A (it)
IT (1) IT963411B (it)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3863231A (en) * 1973-07-23 1975-01-28 Nat Res Dev Read only memory with annular fuse links
DE2545047C3 (de) * 1975-10-08 1978-09-21 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren zur Herstellung eines Halbleiterfestwertspeichers
US4195354A (en) * 1977-08-16 1980-03-25 Dubinin Viktor P Semiconductor matrix for integrated read-only storage
US4502208A (en) * 1979-01-02 1985-03-05 Texas Instruments Incorporated Method of making high density VMOS electrically-programmable ROM
US4412308A (en) * 1981-06-15 1983-10-25 International Business Machines Corporation Programmable bipolar structures
US4441167A (en) * 1981-12-03 1984-04-03 Raytheon Company Reprogrammable read only memory
US4562639A (en) * 1982-03-23 1986-01-07 Texas Instruments Incorporated Process for making avalanche fuse element with isolated emitter
US4543594A (en) * 1982-09-07 1985-09-24 Intel Corporation Fusible link employing capacitor structure
FR2550045A1 (fr) * 1983-07-29 1985-02-01 Inf Milit Spatiale Aeronaut Procede de coupure d'une piste interne de circuit imprime, dispositif de mise en oeuvre du procede
US4651409A (en) * 1984-02-09 1987-03-24 Ncr Corporation Method of fabricating a high density, low power, merged vertical fuse/bipolar transistor
US4606781A (en) * 1984-10-18 1986-08-19 Motorola, Inc. Method for resistor trimming by metal migration
JPS6258673A (ja) * 1985-09-09 1987-03-14 Fujitsu Ltd 半導体記憶装置
US4906987A (en) * 1985-10-29 1990-03-06 Ohio Associated Enterprises, Inc. Printed circuit board system and method
US4943538A (en) * 1986-05-09 1990-07-24 Actel Corporation Programmable low impedance anti-fuse element
US5367208A (en) * 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5780323A (en) * 1990-04-12 1998-07-14 Actel Corporation Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug
US5614756A (en) * 1990-04-12 1997-03-25 Actel Corporation Metal-to-metal antifuse with conductive
EP0509631A1 (en) * 1991-04-18 1992-10-21 Actel Corporation Antifuses having minimum areas
US5447880A (en) * 1992-12-22 1995-09-05 At&T Global Information Solutions Company Method for forming an amorphous silicon programmable element
US5550404A (en) * 1993-05-20 1996-08-27 Actel Corporation Electrically programmable antifuse having stair aperture
US5468680A (en) * 1994-03-18 1995-11-21 Massachusetts Institute Of Technology Method of making a three-terminal fuse
US5441907A (en) * 1994-06-27 1995-08-15 Taiwan Semiconductor Manufacturing Company Process for manufacturing a plug-diode mask ROM
US5789764A (en) * 1995-04-14 1998-08-04 Actel Corporation Antifuse with improved antifuse material
CA2196557A1 (en) * 1995-06-02 1996-12-05 Frank W. Hawley Raised tungsten plug antifuse and fabrication process
US5962903A (en) * 1995-06-08 1999-10-05 Taiwan Semiconductor Manufacturing Company, Ltd. Planarized plug-diode mask ROM structure
US5851882A (en) 1996-05-06 1998-12-22 Micron Technology, Inc. ZPROM manufacture and design and methods for forming thin structures using spacers as an etching mask
US5909049A (en) * 1997-02-11 1999-06-01 Actel Corporation Antifuse programmed PROM cell
US6351406B1 (en) 1998-11-16 2002-02-26 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US7157314B2 (en) 1998-11-16 2007-01-02 Sandisk Corporation Vertically stacked field programmable nonvolatile memory and method of fabrication
US6034882A (en) * 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6385074B1 (en) 1998-11-16 2002-05-07 Matrix Semiconductor, Inc. Integrated circuit structure including three-dimensional memory array
US6631085B2 (en) * 2000-04-28 2003-10-07 Matrix Semiconductor, Inc. Three-dimensional memory array incorporating serial chain diode stack
US6888750B2 (en) * 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
US8575719B2 (en) 2000-04-28 2013-11-05 Sandisk 3D Llc Silicon nitride antifuse for use in diode-antifuse memory arrays
KR100819730B1 (ko) 2000-08-14 2008-04-07 샌디스크 쓰리디 엘엘씨 밀집한 어레이 및 전하 저장 장치와, 그 제조 방법
US6580124B1 (en) 2000-08-14 2003-06-17 Matrix Semiconductor Inc. Multigate semiconductor device with vertical channel current and method of fabrication
US6624011B1 (en) 2000-08-14 2003-09-23 Matrix Semiconductor, Inc. Thermal processing for three dimensional circuits
US6492706B1 (en) * 2000-12-13 2002-12-10 Cypress Semiconductor Corp. Programmable pin flag
US6627530B2 (en) 2000-12-22 2003-09-30 Matrix Semiconductor, Inc. Patterning three dimensional structures
US6661730B1 (en) 2000-12-22 2003-12-09 Matrix Semiconductor, Inc. Partial selection of passive element memory cell sub-arrays for write operation
US6545898B1 (en) 2001-03-21 2003-04-08 Silicon Valley Bank Method and apparatus for writing memory arrays using external source of high programming voltage
US6897514B2 (en) * 2001-03-28 2005-05-24 Matrix Semiconductor, Inc. Two mask floating gate EEPROM and method of making
US6584029B2 (en) * 2001-08-09 2003-06-24 Hewlett-Packard Development Company, L.P. One-time programmable memory using fuse/anti-fuse and vertically oriented fuse unit memory cells
US6593624B2 (en) 2001-09-25 2003-07-15 Matrix Semiconductor, Inc. Thin film transistors with vertically offset drain regions
US6841813B2 (en) * 2001-08-13 2005-01-11 Matrix Semiconductor, Inc. TFT mask ROM and method for making same
US6525953B1 (en) 2001-08-13 2003-02-25 Matrix Semiconductor, Inc. Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication
US6624485B2 (en) 2001-11-05 2003-09-23 Matrix Semiconductor, Inc. Three-dimensional, mask-programmed read only memory
US6853049B2 (en) 2002-03-13 2005-02-08 Matrix Semiconductor, Inc. Silicide-silicon oxide-semiconductor antifuse device and method of making
US6737675B2 (en) 2002-06-27 2004-05-18 Matrix Semiconductor, Inc. High density 3D rail stack arrays
US20060249753A1 (en) * 2005-05-09 2006-11-09 Matrix Semiconductor, Inc. High-density nonvolatile memory array fabricated at low temperature comprising semiconductor diodes
US7177183B2 (en) 2003-09-30 2007-02-13 Sandisk 3D Llc Multiple twin cell non-volatile memory array and logic block structure and method therefor
US7812404B2 (en) * 2005-05-09 2010-10-12 Sandisk 3D Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
JP4480649B2 (ja) * 2005-09-05 2010-06-16 富士通マイクロエレクトロニクス株式会社 ヒューズ素子及びその切断方法
WO2008079114A1 (en) * 2006-12-20 2008-07-03 Solid State Cooling, Inc. Thermal diodic devices and methods for manufacturing same
US20090104756A1 (en) * 2007-06-29 2009-04-23 Tanmay Kumar Method to form a rewriteable memory cell comprising a diode and a resistivity-switching grown oxide
US7902537B2 (en) * 2007-06-29 2011-03-08 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US7824956B2 (en) 2007-06-29 2010-11-02 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US9058887B2 (en) * 2007-10-30 2015-06-16 International Business Machines Corporation Reprogrammable electrical fuse
US20090272958A1 (en) * 2008-05-02 2009-11-05 Klaus-Dieter Ufert Resistive Memory
US20100283053A1 (en) * 2009-05-11 2010-11-11 Sandisk 3D Llc Nonvolatile memory array comprising silicon-based diodes fabricated at low temperature
US9627395B2 (en) 2015-02-11 2017-04-18 Sandisk Technologies Llc Enhanced channel mobility three-dimensional memory structure and method of making thereof
KR102415409B1 (ko) * 2015-09-09 2022-07-04 에스케이하이닉스 주식회사 이피롬 셀 및 그 제조방법과, 이피롬 셀 어레이
US9478495B1 (en) 2015-10-26 2016-10-25 Sandisk Technologies Llc Three dimensional memory device containing aluminum source contact via structure and method of making thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3245051A (en) * 1960-11-16 1966-04-05 John H Robb Information storage matrices
SE346866B (it) * 1968-04-29 1972-07-17 G Tollet
US3576549A (en) * 1969-04-14 1971-04-27 Cogar Corp Semiconductor device, method, and memory array

Also Published As

Publication number Publication date
GB1372771A (en) 1974-11-06
CA961582A (en) 1975-01-21
JPS4838947A (it) 1973-06-08
DE2235801B2 (de) 1979-07-26
DE2235801A1 (de) 1973-03-22
FR2152621B1 (it) 1974-10-25
JPS5326462B2 (it) 1978-08-02
FR2152621A1 (it) 1973-04-27
DE2235801C3 (de) 1980-04-10
US3717852A (en) 1973-02-20

Similar Documents

Publication Publication Date Title
IT963411B (it) Memoria di sola lettura perfezionata
IT981605B (it) Memoria perfezionata
IT989320B (it) Memoria perfezionata
CH546997A (de) Speicheranordnung.
NL7309642A (nl) Geintegreerd geheugen.
IT950714B (it) Memoria monolitica perfezionata
AT314229B (de) Festwertspeicher
SE384092B (sv) Monolitminne
AT314228B (de) Festwertspeicher
NL179170C (nl) Geheugenorgaan.
IT969983B (it) Memoria di sola lettura perfezionata
IT983949B (it) Memoria monolitica perfezionata
CH527432A (de) Helogrammspeicher
IT948582B (it) Dispositivo di memoria
IT987537B (it) Memoria monolitica perfezionata
IT1014547B (it) Memoria perfezionata
AT323460B (de) Viehstallung
ATA365172A (de) Viehstallung
DK124723B (da) Læst.
AT314879B (de) Festwertspeicher
CH539920A (de) Festwertspeicher
BE785175A (fr) Ecrin perfectionne
BE778515A (fr) Sofa-lit perfectionne
NL7313983A (nl) Geheugen.
IT956578B (it) Memoria fissa