IT962976B - Disposizione circuitale operante secondo il metodo dinamico costi tuita da transistori mos per la deoodificazione degli indirizzi per una memoria mcs - Google Patents
Disposizione circuitale operante secondo il metodo dinamico costi tuita da transistori mos per la deoodificazione degli indirizzi per una memoria mcsInfo
- Publication number
- IT962976B IT962976B IT27154/72A IT2715472A IT962976B IT 962976 B IT962976 B IT 962976B IT 27154/72 A IT27154/72 A IT 27154/72A IT 2715472 A IT2715472 A IT 2715472A IT 962976 B IT962976 B IT 962976B
- Authority
- IT
- Italy
- Prior art keywords
- tuita
- deoodification
- addresses
- costs
- circuit arrangement
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19712136771 DE2136771C3 (de) | 1971-07-22 | Nach dem dynamischen Prinzip arbeitende Schaltungsanordnung aus MOS-Transistoren zur Decodierung der Adressen für einen MOS-Speicher |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IT962976B true IT962976B (it) | 1973-12-31 |
Family
ID=5814529
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT27154/72A IT962976B (it) | 1971-07-22 | 1972-07-19 | Disposizione circuitale operante secondo il metodo dinamico costi tuita da transistori mos per la deoodificazione degli indirizzi per una memoria mcs |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US3786277A (2) |
| BE (1) | BE786559A (2) |
| DK (1) | DK125499B (2) |
| FR (1) | FR2146248B1 (2) |
| GB (1) | GB1388425A (2) |
| IT (1) | IT962976B (2) |
| LU (1) | LU65762A1 (2) |
| NL (1) | NL7210124A (2) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4159541A (en) * | 1977-07-01 | 1979-06-26 | Ncr Corporation | Minimum pin memory device |
| US4145760A (en) * | 1978-04-11 | 1979-03-20 | Ncr Corporation | Memory device having a reduced number of pins |
| US4148099A (en) * | 1978-04-11 | 1979-04-03 | Ncr Corporation | Memory device having a minimum number of pins |
| US4514829A (en) * | 1982-12-30 | 1985-04-30 | International Business Machines Corporation | Word line decoder and driver circuits for high density semiconductor memory |
| US4596004A (en) * | 1983-09-14 | 1986-06-17 | International Business Machines Corporation | High speed memory with a multiplexed address bus |
| FR2552257B1 (fr) * | 1983-09-16 | 1985-10-31 | Labo Electronique Physique | Circuit decodeur pour memoire ram statique |
| US20090109772A1 (en) * | 2007-10-24 | 2009-04-30 | Esin Terzioglu | Ram with independent local clock |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3706975A (en) * | 1970-10-09 | 1972-12-19 | Texas Instruments Inc | High speed mos random access memory |
-
1972
- 1972-05-01 US US00249416A patent/US3786277A/en not_active Expired - Lifetime
- 1972-07-11 GB GB3230172A patent/GB1388425A/en not_active Expired
- 1972-07-11 FR FR7225063A patent/FR2146248B1/fr not_active Expired
- 1972-07-19 IT IT27154/72A patent/IT962976B/it active
- 1972-07-20 BE BE786559D patent/BE786559A/xx unknown
- 1972-07-20 LU LU65762A patent/LU65762A1/xx unknown
- 1972-07-21 NL NL7210124A patent/NL7210124A/xx unknown
- 1972-07-21 DK DK363272AA patent/DK125499B/da unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE2136771B2 (de) | 1975-05-28 |
| LU65762A1 (2) | 1973-01-26 |
| DE2136771A1 (de) | 1973-02-01 |
| DK125499B (da) | 1973-02-26 |
| NL7210124A (2) | 1973-01-24 |
| FR2146248B1 (2) | 1976-10-29 |
| BE786559A (fr) | 1973-01-22 |
| US3786277A (en) | 1974-01-15 |
| FR2146248A1 (2) | 1973-03-02 |
| GB1388425A (en) | 1975-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SE390414B (sv) | 14,15-dioxo-e-homo-eburnaner som mellanprodukt for framstellning av vinkamin | |
| CA971285A (en) | Dynamic address translation reversed | |
| NL188608C (nl) | Geintegreerde halfgeleiderschakeling. | |
| BE759763A (fr) | Procede pour la preparption de 1,2-polybutadiene | |
| BE793246A (fr) | Procede d'encapsulation | |
| SE393692B (sv) | Logikkrets avsedd att permutera den relativa linjera ordningen av data | |
| BE783525A (fr) | Composition anti-mousse | |
| BE779599A (fr) | Compositions de blanchiment | |
| NO141450C (no) | Databehandlingssystem for kanaldynamisk adresseomdanning | |
| JPS5570992A (en) | Mos semiconductor memory | |
| SE394344B (sv) | Anordning for kylning av halvledarkomponenter | |
| IT955785B (it) | Condensatore elettrico per ten sioni alternate | |
| CA984969A (en) | Circuit for improving operation of semiconductor memory | |
| IT962976B (it) | Disposizione circuitale operante secondo il metodo dinamico costi tuita da transistori mos per la deoodificazione degli indirizzi per una memoria mcs | |
| CH546482A (de) | Halbleiterbauelement. | |
| IT959178B (it) | Macchina per il lavaggio di bot tiglie e simili | |
| BE747077A (fr) | Transporteur de matieres solides en suspension. | |
| IT995270B (it) | Metodo per l eliminazione di compo sti organici del piombo da liquidi organici | |
| BR7207267D0 (pt) | Uma maquina eletro-dinamica | |
| NL155390B (nl) | Adres-vertaler. | |
| AR194515A1 (es) | Memoria de informacion de funcionamiento supervisado particularmente memoria de semiconductores integrados | |
| BE781213A (fr) | Procede de determination de peroxydes | |
| BE788767A (fr) | Compositions hypoglycemiques contenant des derives de benzhydryllactamimide | |
| IT963540B (it) | Macchina per la disposizione piana di scatole | |
| CA982263A (en) | Mos memory driver circuit |