IT8721919A0 - Circuito di pilotaggio di bus e di decodifica. - Google Patents

Circuito di pilotaggio di bus e di decodifica.

Info

Publication number
IT8721919A0
IT8721919A0 IT8721919A IT2191987A IT8721919A0 IT 8721919 A0 IT8721919 A0 IT 8721919A0 IT 8721919 A IT8721919 A IT 8721919A IT 2191987 A IT2191987 A IT 2191987A IT 8721919 A0 IT8721919 A0 IT 8721919A0
Authority
IT
Italy
Prior art keywords
decoding circuit
bus driving
bus
driving
decoding
Prior art date
Application number
IT8721919A
Other languages
English (en)
Other versions
IT1222664B (it
Inventor
Francesco Rendina
Lucio Savogin
Original Assignee
Honeywell Bull Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Spa filed Critical Honeywell Bull Spa
Priority to IT21919/87A priority Critical patent/IT1222664B/it
Publication of IT8721919A0 publication Critical patent/IT8721919A0/it
Priority to US07/230,636 priority patent/US4967390A/en
Priority to EP88114666A priority patent/EP0307793B1/en
Priority to YU01712/88A priority patent/YU171288A/xx
Priority to DE3853508T priority patent/DE3853508T2/de
Application granted granted Critical
Publication of IT1222664B publication Critical patent/IT1222664B/it

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/028Arrangements specific to the transmitter end
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0292Arrangements specific to the receiver end
IT21919/87A 1987-09-16 1987-09-16 Circuito di pilotaggio di bus e di decodifica IT1222664B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT21919/87A IT1222664B (it) 1987-09-16 1987-09-16 Circuito di pilotaggio di bus e di decodifica
US07/230,636 US4967390A (en) 1987-09-16 1988-08-10 Bus driving and decoding circuit
EP88114666A EP0307793B1 (en) 1987-09-16 1988-09-08 Bus driving and decoding circuit
YU01712/88A YU171288A (en) 1987-09-16 1988-09-08 Circuit for bus controlling and for decoding
DE3853508T DE3853508T2 (de) 1987-09-16 1988-09-08 Bustreiber- und Dekodierungsschaltung.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT21919/87A IT1222664B (it) 1987-09-16 1987-09-16 Circuito di pilotaggio di bus e di decodifica

Publications (2)

Publication Number Publication Date
IT8721919A0 true IT8721919A0 (it) 1987-09-16
IT1222664B IT1222664B (it) 1990-09-12

Family

ID=11188786

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21919/87A IT1222664B (it) 1987-09-16 1987-09-16 Circuito di pilotaggio di bus e di decodifica

Country Status (5)

Country Link
US (1) US4967390A (it)
EP (1) EP0307793B1 (it)
DE (1) DE3853508T2 (it)
IT (1) IT1222664B (it)
YU (1) YU171288A (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2657740A1 (fr) * 1990-01-26 1991-08-02 Sgs Thomson Microelectronics Procede et circuit de commande d'un bus de sortie de circuit integre.
US5287464A (en) * 1990-10-24 1994-02-15 Zilog, Inc. Semiconductor multi-device system with logic means for controlling the operational mode of a set of input/output data bus drivers
US5586302A (en) * 1991-06-06 1996-12-17 International Business Machines Corporation Personal computer system having storage controller with memory write control
US5504926A (en) * 1992-09-24 1996-04-02 Unisys Corporation Method for a host central processor and its associated controller to capture the selected one of a number of memory units via path control commands
US20100030423A1 (en) * 1999-06-17 2010-02-04 Paxgrid Telemetric Systems, Inc. Automotive telemetry protocol
US20020150050A1 (en) * 1999-06-17 2002-10-17 Nathanson Martin D. Automotive telemetry protocol
US6453373B1 (en) 1999-12-30 2002-09-17 Intel Corporation Method and apparatus for differential strobing
US10187767B2 (en) 2016-07-01 2019-01-22 Paxgrid Cdn Inc. System for authenticating and authorizing access to and accounting for wireless access vehicular environment consumption by client devices

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376982A (en) * 1980-06-30 1983-03-15 International Business Machines Corporation Protocol for inter-processor dialog over a communication network
US4583193A (en) * 1982-02-22 1986-04-15 International Business Machines Corp. Integrated circuit mechanism for coupling multiple programmable logic arrays to a common bus
US4453229A (en) * 1982-03-11 1984-06-05 Grumman Aerospace Corporation Bus interface unit
US4737670A (en) * 1984-11-09 1988-04-12 Lsi Logic Corporation Delay control circuit
NL8502859A (nl) * 1985-10-21 1987-05-18 Philips Nv Schakelingenstelsel met hersynchronisatie van gegevens.
FR2596595B1 (fr) * 1986-03-28 1988-05-13 Radiotechnique Compelec Porte logique mos du type domino

Also Published As

Publication number Publication date
EP0307793A2 (en) 1989-03-22
EP0307793B1 (en) 1995-04-05
US4967390A (en) 1990-10-30
IT1222664B (it) 1990-09-12
DE3853508T2 (de) 1995-08-31
DE3853508D1 (de) 1995-05-11
YU171288A (en) 1991-04-30
EP0307793A3 (en) 1990-04-25

Similar Documents

Publication Publication Date Title
DE3885026D1 (de) Treiberschaltung.
FI872049A0 (fi) Kondensatorkonstruktion foer anvaendning vid tryckgivare.
DE3685341D1 (de) Speicher-cmos-dekodier- und antriebsschaltung.
DE3689462D1 (de) Logische Schaltung.
DE3787812D1 (de) Antriebs- und Lenkungsaggregat.
DE3688564D1 (de) Sequentielle logische schaltung.
FI851121A0 (fi) Broms foer hydraulisk motor.
DE68909626D1 (de) Dekodierschaltung.
IT1228416B (it) Circuito di recupero di potenza.
IT8721919A0 (it) Circuito di pilotaggio di bus e di decodifica.
IT8620618A0 (it) Circuito di collegamento.
DE3874198D1 (de) Bipmos-dekodierschaltung.
DE3686073D1 (de) Logischer schaltkreis.
DE3673138D1 (de) Logische schaltung.
DE3884713D1 (de) Logische Schaltung.
FI851107A0 (fi) Hydraulisk motor.
FI873090A (fi) Laosanordning vid falldaevertar.
BR9004303A (pt) Circuito excitador comum
FI851099A0 (fi) Glidfaongapparat vid en hiss.
KR880009580U (ko) 만능 드라이버
ATE96240T1 (de) Treiberschaltung.
KR880018542U (ko) 모터 구동회로
ATE95769T1 (de) Antriebs- und lenkungsaggregat.
ATE50366T1 (de) Schaltungsanordnung zur mittelwertbildung.
FI850112A0 (fi) Skyddsanordning foer en motor.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19950929