IT201700057307A1 - Sistema ip-gpio, apparecchiatura e procedimento corrispondenti - Google Patents

Sistema ip-gpio, apparecchiatura e procedimento corrispondenti

Info

Publication number
IT201700057307A1
IT201700057307A1 IT102017000057307A IT201700057307A IT201700057307A1 IT 201700057307 A1 IT201700057307 A1 IT 201700057307A1 IT 102017000057307 A IT102017000057307 A IT 102017000057307A IT 201700057307 A IT201700057307 A IT 201700057307A IT 201700057307 A1 IT201700057307 A1 IT 201700057307A1
Authority
IT
Italy
Prior art keywords
equipment
corresponding procedure
gpio system
gpio
procedure
Prior art date
Application number
IT102017000057307A
Other languages
English (en)
Inventor
Mirko Dondini
Stefano Gaetano Di
Sergio Abenda
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT102017000057307A priority Critical patent/IT201700057307A1/it
Priority to US15/945,177 priority patent/US10891399B2/en
Priority to CN201820703208.3U priority patent/CN208188832U/zh
Priority to CN201810451270.2A priority patent/CN108959138B/zh
Priority to EP18172089.7A priority patent/EP3407201B1/en
Publication of IT201700057307A1 publication Critical patent/IT201700057307A1/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82—Protecting input, output or interconnection devices
    • G06F21/85—Protecting input, output or interconnection devices interconnection devices, e.g. bus-connected or in-line devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
IT102017000057307A 2017-05-26 2017-05-26 Sistema ip-gpio, apparecchiatura e procedimento corrispondenti IT201700057307A1 (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT102017000057307A IT201700057307A1 (it) 2017-05-26 2017-05-26 Sistema ip-gpio, apparecchiatura e procedimento corrispondenti
US15/945,177 US10891399B2 (en) 2017-05-26 2018-04-04 System including intellectual property circuits communicating with a general purpose input/output pad, corresponding apparatus and method
CN201820703208.3U CN208188832U (zh) 2017-05-26 2018-05-11 包括知识产权电路和通用输入/输出电路的系统和设备
CN201810451270.2A CN108959138B (zh) 2017-05-26 2018-05-11 包括与通用输入/输出焊盘通信的知识产权电路的系统、对应设备和方法
EP18172089.7A EP3407201B1 (en) 2017-05-26 2018-05-14 An ip-gpio system, corresponding apparatus and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT102017000057307A IT201700057307A1 (it) 2017-05-26 2017-05-26 Sistema ip-gpio, apparecchiatura e procedimento corrispondenti

Publications (1)

Publication Number Publication Date
IT201700057307A1 true IT201700057307A1 (it) 2018-11-26

Family

ID=59974803

Family Applications (1)

Application Number Title Priority Date Filing Date
IT102017000057307A IT201700057307A1 (it) 2017-05-26 2017-05-26 Sistema ip-gpio, apparecchiatura e procedimento corrispondenti

Country Status (4)

Country Link
US (1) US10891399B2 (it)
EP (1) EP3407201B1 (it)
CN (2) CN108959138B (it)
IT (1) IT201700057307A1 (it)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT201700057307A1 (it) * 2017-05-26 2018-11-26 St Microelectronics Srl Sistema ip-gpio, apparecchiatura e procedimento corrispondenti
IT201900002961A1 (it) * 2019-02-28 2020-08-28 St Microelectronics Srl Sistema di elaborazione, corrispondente apparato e corrispondente procedimento

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8547135B1 (en) * 2009-08-28 2013-10-01 Cypress Semiconductor Corporation Self-modulated voltage reference
US20140380403A1 (en) * 2013-06-24 2014-12-25 Adrian Pearson Secure access enforcement proxy
US20160329900A1 (en) * 2014-11-25 2016-11-10 Cypress Semiconductor Corporation Integrated circuit device with programmable analog subsystem

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6138240A (en) * 1998-06-19 2000-10-24 Compaq Computer Corporation Secure general purpose input/output pins for protecting computer system resources
US20030025519A1 (en) * 2001-08-06 2003-02-06 Cheng-Ju Hsieh Inspection apparatus and method for test ambient and test mode circuit on integrated circuit chip
US20040153982A1 (en) * 2003-01-27 2004-08-05 Pengfei Zhang Signal flow driven circuit analysis and partition technique
DE102005024379A1 (de) * 2005-05-27 2006-11-30 Universität Mannheim Verfahren zur Erzeugung und/oder Einprägung eines wiedergewinnbaren kryptographischen Schlüssels bei der Herstellung einer topographischen Struktur
US9805221B2 (en) * 2011-12-21 2017-10-31 Intel Corporation Incorporating access control functionality into a system on a chip (SoC)
CN102638594B (zh) 2012-03-22 2015-06-10 惠州Tcl移动通信有限公司 便携式电子设备及其闪光灯控制电路
US8692671B2 (en) * 2012-08-03 2014-04-08 Se-Kure Controls, Inc. Integrated charger and alarm unit
CN103077362B (zh) * 2012-12-27 2015-09-30 深圳先进技术研究院 具有安全机制的gpio ip核
WO2014153067A1 (en) * 2013-03-14 2014-09-25 New York University System, method and computer-accessible medium for facilitating logic encryption
US10616333B2 (en) * 2014-04-09 2020-04-07 Stmicroelectronics S.R.L. System for the management of out-of-order traffic in an interconnect network and corresponding method and integrated circuit
US10726162B2 (en) * 2014-12-19 2020-07-28 Intel Corporation Security plugin for a system-on-a-chip platform
US10241953B2 (en) * 2015-08-07 2019-03-26 Qualcomm Incorporated Dynamic data-link selection over common physical interface
US10438022B2 (en) * 2016-12-16 2019-10-08 Arm Limited Logic encryption using on-chip memory cells
IT201700057307A1 (it) * 2017-05-26 2018-11-26 St Microelectronics Srl Sistema ip-gpio, apparecchiatura e procedimento corrispondenti

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8547135B1 (en) * 2009-08-28 2013-10-01 Cypress Semiconductor Corporation Self-modulated voltage reference
US20140380403A1 (en) * 2013-06-24 2014-12-25 Adrian Pearson Secure access enforcement proxy
US20160329900A1 (en) * 2014-11-25 2016-11-10 Cypress Semiconductor Corporation Integrated circuit device with programmable analog subsystem

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SAMSUNG: "S3C44B0X RISC MICROPROCESSOR PRODUCT OVERVIEW 1-1", 27 April 2006 (2006-04-27), pages 1 - 29, XP055446456, Retrieved from the Internet <URL:http://datasheets.chipdb.org/Samsung/S3C44B0X.pdf> [retrieved on 20180131] *

Also Published As

Publication number Publication date
EP3407201B1 (en) 2019-12-25
CN208188832U (zh) 2018-12-04
CN108959138B (zh) 2021-08-06
CN108959138A (zh) 2018-12-07
EP3407201A1 (en) 2018-11-28
US20180341791A1 (en) 2018-11-29
US10891399B2 (en) 2021-01-12

Similar Documents

Publication Publication Date Title
DK3265947T3 (da) Fremgangsmåde og system til kryptering
DK3485201T3 (da) Ventilationssystem og fremgangsmåde
BR112016020404A2 (pt) método, dispositivo e sistema de troca ligação
DK3607611T3 (da) Kølesystem og fremgangsmåde
HK1250469A1 (zh) 內窺鏡系統、裝置和方法
DK3359773T3 (da) Datasystemer, anordninger og fremgangsmåder
BR112017018057A2 (pt) invólucro de acesso, sistema de acesso e métodos relacionados
BR112016024946A2 (pt) sistema, dispositivo e método de estabelecimento de comunicação.
DK3414420T3 (da) Brøndanordning og brøndsystem
DK3314589T3 (da) Alarmsystem og fremgangsmåde
IT201700100359A1 (it) Circuito amplificatore, sistema e dispositivo corrispondenti
DK3692009T3 (da) Biocementationsfremgangsmåde og system
DK3420308T3 (da) Fremgangsmåde og system til vejovervågning
DK3534097T3 (da) Hurtigsintringsystem og hurtigsintringsfremgangsmåde
IT201700120942A1 (it) Apparato per elettrofilatura e metodo di elettrofilatura.
IT201700066102A1 (it) Sistema di radiofaro
ITUB20156047A1 (it) Sistema di isolamento galvanico, apparecchiatura e procedimento
DK3714215T3 (da) Affugtningssystem og -fremgangsmåde
ITUB20155885A1 (it) Componente e sistema di comunicazione
DE112017001974T8 (de) Baumanagement-Vorrichtung, Baumanagement-System und Baumanagement-Verfahren.
IT201700057307A1 (it) Sistema ip-gpio, apparecchiatura e procedimento corrispondenti
DK3243726T3 (da) Trafikstyringsfremgangsmåde og trafikstyringssystem
BR112017024755A2 (pt) sistemas e métodos de dessalinização de humidificação-desumidificação.
DK3488521T3 (da) Køleapparat-kompressorsystem og anvendelse
IT201700044294A1 (it) Sistema e rubinetto di spillatura, e metodo