IT1259395B - Metodo di rilevamento di connesioni erronee in schede elettroniche - Google Patents

Metodo di rilevamento di connesioni erronee in schede elettroniche

Info

Publication number
IT1259395B
IT1259395B ITTO920463A ITTO920463A IT1259395B IT 1259395 B IT1259395 B IT 1259395B IT TO920463 A ITTO920463 A IT TO920463A IT TO920463 A ITTO920463 A IT TO920463A IT 1259395 B IT1259395 B IT 1259395B
Authority
IT
Italy
Prior art keywords
currents
connections
errone
detection
electronic boards
Prior art date
Application number
ITTO920463A
Other languages
English (en)
Inventor
Luciano Bonaria
Original Assignee
Luciano Bonaria
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Luciano Bonaria filed Critical Luciano Bonaria
Priority to ITTO920463A priority Critical patent/IT1259395B/it
Publication of ITTO920463A0 publication Critical patent/ITTO920463A0/it
Priority to DE69320535T priority patent/DE69320535T2/de
Priority to EP93108451A priority patent/EP0571963B1/en
Publication of ITTO920463A1 publication Critical patent/ITTO920463A1/it
Application granted granted Critical
Publication of IT1259395B publication Critical patent/IT1259395B/it

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2806—Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
    • G01R31/2808—Holding, conveying or contacting devices, e.g. test adapters, edge connectors, extender boards
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
    • G01R31/66—Testing of connections, e.g. of plugs or non-disconnectable joints
    • G01R31/70—Testing of connections between components and printed circuit boards

Abstract

Viene descritto un metodo basato sulla constatazione che i diodi di clamping (4, 8) presenti fra i piedini (2, 3) che presentano caratteristiche funzionali analoghe formano strutture multicollettore che, polarizzate, forniscono correnti di collettore fra loro comparabili nel caso di connessioni corrette. Il metodo comprende quindi le fasi di raggruppare (30) i diodi di clamping (4, 8) in base a criteri di uniformità funzionale o strutturale; polarizzare (32) le strutture multiterminale (10) così ottenute in modo da generare un flusso di correnti (1Ci); misurare (33) tali correnti, confrontare (35, 36) dette correnti misurate; e identificare (36, 37) connessioni erronee in base ad elevate variazioni di tali correnti.(Figure 1 e 5)
ITTO920463A 1992-05-29 1992-05-29 Metodo di rilevamento di connesioni erronee in schede elettroniche IT1259395B (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
ITTO920463A IT1259395B (it) 1992-05-29 1992-05-29 Metodo di rilevamento di connesioni erronee in schede elettroniche
DE69320535T DE69320535T2 (de) 1992-05-29 1993-05-25 Verfahren zum Prüfen der Verbindungen elektronischer Karten
EP93108451A EP0571963B1 (en) 1992-05-29 1993-05-25 Method of connection testing electronic boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITTO920463A IT1259395B (it) 1992-05-29 1992-05-29 Metodo di rilevamento di connesioni erronee in schede elettroniche

Publications (3)

Publication Number Publication Date
ITTO920463A0 ITTO920463A0 (it) 1992-05-29
ITTO920463A1 ITTO920463A1 (it) 1993-11-29
IT1259395B true IT1259395B (it) 1996-03-13

Family

ID=11410503

Family Applications (1)

Application Number Title Priority Date Filing Date
ITTO920463A IT1259395B (it) 1992-05-29 1992-05-29 Metodo di rilevamento di connesioni erronee in schede elettroniche

Country Status (3)

Country Link
EP (1) EP0571963B1 (it)
DE (1) DE69320535T2 (it)
IT (1) IT1259395B (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5513188A (en) * 1991-09-10 1996-04-30 Hewlett-Packard Company Enhanced interconnect testing through utilization of board topology data
US5521513A (en) * 1994-10-25 1996-05-28 Teradyne Inc Manufacturing defect analyzer
JP3459765B2 (ja) * 1997-07-16 2003-10-27 シャープ株式会社 実装検査システム
GB2394780B (en) 2002-10-29 2006-06-14 Ifr Ltd A method of and apparatus for testing for integrated circuit contact defects

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0306656A1 (de) * 1987-08-20 1989-03-15 Siemens Aktiengesellschaft Einrichtung zur Prüfung von IC-Bausteinen
US5101152A (en) * 1990-01-31 1992-03-31 Hewlett-Packard Company Integrated circuit transfer test device system utilizing lateral transistors
DE4110551C1 (it) * 1991-03-30 1992-07-23 Ita Ingenieurbuero Fuer Testaufgaben Gmbh, 2000 Hamburg, De

Also Published As

Publication number Publication date
DE69320535T2 (de) 1999-04-22
DE69320535D1 (de) 1998-10-01
EP0571963A2 (en) 1993-12-01
EP0571963A3 (it) 1994-04-13
ITTO920463A1 (it) 1993-11-29
EP0571963B1 (en) 1998-08-26
ITTO920463A0 (it) 1992-05-29

Similar Documents

Publication Publication Date Title
WO2001091163A3 (en) Tuning electrodes used in a reactor for electrochemically processing a microelectronic workpiece
MY137474A (en) Printed circuit board test access point structure and method for making the same
IT1259395B (it) Metodo di rilevamento di connesioni erronee in schede elettroniche
MY112140A (en) Jig for measuring the characteristics of a semiconductor, manufacturing method for the same, and usage of the same
TW350047B (en) Method for computer-aided determination of a system relationship function
CN106132078A (zh) 电路板拼板及制造电路板拼板的方法
ATE224060T1 (de) Vorrichtungen und verfahren zur detektion von leiterbahnunterbrechungen bei solarmodulen
DK0705439T3 (da) Testindretning og fremgangsmåde for et integreret kredsløb fastloddet på et kredsløbskort
KR19990045242A (ko) 키보드 및 동시에 눌려진 두 키를 탐지하기 위한 키보드를 포함하는 장치
KR920005333A (ko) 반도체회로 제조장치 및 방법
DE60121820D1 (de) Verfahren zur Herstellung integrierter Schaltungen mit verbesserten Leiterbahnen in sogenannter "Sägebügel"-Form
JPS6430255A (en) Large scale integrated circuit provided with failure detection circuit
JPS5627667A (en) Method of estimating semiconductor device
SE8306911L (sv) Kretsanordning for overvakning av telefonkretsar
JPS52128071A (en) Automatic test unit
CN212030448U (zh) 一种高精度电子秤平面度检测仪
CN106682413B (zh) 表贴集成电路引线基面的确定方法
CN207611073U (zh) 一种光电开关通断电平检测电路
JPS5567675A (en) Detector for presence of small sized electronic component
JPS5382145A (en) Test equipment for logic circuit
CN107884604A (zh) 一种光电开关通断电平检测电路
JPS6434046A (en) Pilot testing circuit
JPS6426284A (en) Pattern identifying device
KNASEL et al. The Navy manufacturing technology electronics study. A plan for cost effective electronics in the Navy. Volume 1: Study synopsis[Final Report, 1 Dec. 1976- 30 Jun. 1977]
JPS5672365A (en) Inspection of short circuit of board

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970529