IT1170892B - Perfezionamento nei sistemi di elaborazione di dati in particolare per controllare il trasferimento delle informazioni tra le unita' di un sotto-sistema centrale - Google Patents

Perfezionamento nei sistemi di elaborazione di dati in particolare per controllare il trasferimento delle informazioni tra le unita' di un sotto-sistema centrale

Info

Publication number
IT1170892B
IT1170892B IT48285/81A IT4828581A IT1170892B IT 1170892 B IT1170892 B IT 1170892B IT 48285/81 A IT48285/81 A IT 48285/81A IT 4828581 A IT4828581 A IT 4828581A IT 1170892 B IT1170892 B IT 1170892B
Authority
IT
Italy
Prior art keywords
improvement
units
transfer
information
data processing
Prior art date
Application number
IT48285/81A
Other languages
English (en)
Other versions
IT8148285A0 (it
Inventor
Arthur Peters
Virendra S Negi
David E Cushing
Richard P Brown
Thomas F Joyce
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of IT8148285A0 publication Critical patent/IT8148285A0/it
Application granted granted Critical
Publication of IT1170892B publication Critical patent/IT1170892B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4059—Coupling between buses using bus bridges where the bridge performs a synchronising function where the synchronisation uses buffers, e.g. for speed matching between buses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Complex Calculations (AREA)
IT48285/81A 1980-04-15 1981-04-15 Perfezionamento nei sistemi di elaborazione di dati in particolare per controllare il trasferimento delle informazioni tra le unita' di un sotto-sistema centrale IT1170892B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/140,622 US4323967A (en) 1980-04-15 1980-04-15 Local bus interface for controlling information transfers between units in a central subsystem

Publications (2)

Publication Number Publication Date
IT8148285A0 IT8148285A0 (it) 1981-04-15
IT1170892B true IT1170892B (it) 1987-06-03

Family

ID=22492071

Family Applications (1)

Application Number Title Priority Date Filing Date
IT48285/81A IT1170892B (it) 1980-04-15 1981-04-15 Perfezionamento nei sistemi di elaborazione di dati in particolare per controllare il trasferimento delle informazioni tra le unita' di un sotto-sistema centrale

Country Status (8)

Country Link
US (1) US4323967A (it)
JP (1) JPS56159728A (it)
AU (1) AU6945981A (it)
CA (1) CA1165456A (it)
DE (1) DE3114934A1 (it)
FR (1) FR2480458B1 (it)
GB (1) GB2074765B (it)
IT (1) IT1170892B (it)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4482949A (en) * 1981-07-20 1984-11-13 Motorola, Inc. Unit for prioritizing earlier and later arriving input requests
US4604500A (en) * 1981-12-02 1986-08-05 At&T Bell Laboratories Multiprocessing interrupt arrangement
DE3382805T2 (de) * 1982-08-23 1996-09-26 Western Electric Co Rechner mit dynamischem Aufbau eines Befehlzusatzfeldes zur Speicherung der folgenden Befehlsadresse.
US4587609A (en) * 1983-07-01 1986-05-06 Honeywell Information Systems Inc. Lockout operation among asynchronous accessers of a shared computer system resource
US4633245A (en) * 1983-12-30 1986-12-30 International Business Machines Corporation Local area network interconnect switching system
DE3502147A1 (de) * 1984-01-23 1985-08-08 Hitachi Microcomputer Engineering Ltd., Kodaira, Tokio/Tokyo Datenverarbeitungssystem mit verbesserter pufferspeichersteuerung
US4941088A (en) * 1985-02-05 1990-07-10 Digital Equipment Corporation Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses
US5101478A (en) * 1985-06-28 1992-03-31 Wang Laboratories, Inc. I/O structure for information processing system
US4791562A (en) * 1985-12-02 1988-12-13 Unisys Corporation Data processing system in which modules logically "OR" number sequences onto control lines to obtain the use of a time shared bus
US4788640A (en) * 1986-01-17 1988-11-29 Intel Corporation Priority logic system
US4727486A (en) * 1986-05-02 1988-02-23 Honeywell Information Systems Inc. Hardware demand fetch cycle system interface
NL8603193A (nl) * 1986-12-16 1988-07-18 Hollandse Signaalapparaten Bv Database-systeem.
US5091845A (en) * 1987-02-24 1992-02-25 Digital Equipment Corporation System for controlling the storage of information in a cache memory
US5029074A (en) * 1987-06-29 1991-07-02 Digital Equipment Corporation Bus adapter unit for digital processing system
US4775431A (en) * 1987-11-23 1988-10-04 Atlas Powder Company Macroemulsion for preparing high density explosive compositions
US5185879A (en) * 1988-01-21 1993-02-09 Akira Yamada Cache system and control method therefor
US5006982A (en) * 1988-10-21 1991-04-09 Siemens Ak. Method of increasing the bandwidth of a packet bus by reordering reply packets
GB2226666B (en) * 1988-12-30 1993-07-07 Intel Corp Request/response protocol
US5081609A (en) * 1989-01-10 1992-01-14 Bull Hn Information Systems Inc. Multiprocessor controller having time shared control store
JPH02226454A (ja) * 1989-01-13 1990-09-10 Internatl Business Mach Corp <Ibm> コンピユータ・システムおよびそのデータ転送方法
CA2007737C (en) * 1989-02-24 1998-04-28 Paul Samuel Gallo Data transfer operations between two asynchronous buses
EP0440456B1 (en) * 1990-01-31 1997-01-08 Hewlett-Packard Company Microprocessor burst mode with external system memory
US5678020A (en) * 1994-01-04 1997-10-14 Intel Corporation Memory subsystem wherein a single processor chip controls multiple cache memory chips
US5832534A (en) * 1994-01-04 1998-11-03 Intel Corporation Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories
US5761422A (en) * 1995-03-22 1998-06-02 Telefonaktiebolaget Lm Ericsson Transferring address of data in buffer memory between processors using read-only register with respect to second processor
FR2737591B1 (fr) * 1995-08-03 1997-10-17 Sgs Thomson Microelectronics Dispositif d'organisation d'acces a un bus memoire
US6202125B1 (en) 1996-11-25 2001-03-13 Intel Corporation Processor-cache protocol using simple commands to implement a range of cache configurations
US6209072B1 (en) 1997-05-06 2001-03-27 Intel Corporation Source synchronous interface between master and slave using a deskew latch
JP5220974B2 (ja) 1999-10-14 2013-06-26 ブルアーク ユーケー リミテッド ハードウェア実行又はオペレーティングシステム機能の加速のための装置及び方法
US20020188697A1 (en) * 2001-06-08 2002-12-12 O'connor Michael A. A method of allocating storage in a storage area network
US8041735B1 (en) 2002-11-01 2011-10-18 Bluearc Uk Limited Distributed file system and method
US7457822B1 (en) * 2002-11-01 2008-11-25 Bluearc Uk Limited Apparatus and method for hardware-based file system
US8417893B2 (en) * 2008-02-04 2013-04-09 Apple Inc. Memory mapping techniques

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3593300A (en) * 1967-11-13 1971-07-13 Ibm Arrangement for automatically selecting units for task executions in data processing systems
US4016541A (en) * 1972-10-10 1977-04-05 Digital Equipment Corporation Memory unit for connection to central processor unit and interconnecting bus
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
DE2546202A1 (de) * 1975-10-15 1977-04-28 Siemens Ag Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems
US4067059A (en) * 1976-01-29 1978-01-03 Sperry Rand Corporation Shared direct memory access controller
US4128876A (en) * 1977-04-28 1978-12-05 International Business Machines Corporation Synchronous microcode generated interface for system of microcoded data processors
US4149242A (en) * 1977-05-06 1979-04-10 Bell Telephone Laboratories, Incorporated Data interface apparatus for multiple sequential processors
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4231086A (en) * 1978-10-31 1980-10-28 Honeywell Information Systems, Inc. Multiple CPU control system

Also Published As

Publication number Publication date
GB2074765A (en) 1981-11-04
FR2480458B1 (fr) 1988-05-27
IT8148285A0 (it) 1981-04-15
DE3114934A1 (de) 1982-03-04
GB2074765B (en) 1983-12-14
JPS56159728A (en) 1981-12-09
AU6945981A (en) 1981-10-22
CA1165456A (en) 1984-04-10
US4323967A (en) 1982-04-06
FR2480458A1 (fr) 1981-10-16

Similar Documents

Publication Publication Date Title
IT1170892B (it) Perfezionamento nei sistemi di elaborazione di dati in particolare per controllare il trasferimento delle informazioni tra le unita&#39; di un sotto-sistema centrale
IT1170893B (it) Perfezionamento nei sistemi di elabroazione di dati in particolare per controllare il trasferimento delle informazioni fra le unita&#39; di un sotto-sistema centrale
DE3587622T2 (de) Emulationseinrichtung in einem Datenverarbeitungssystem.
ES509949A0 (es) Perfeccionamientos en un sistema de transaccion por tarjeta de datos
BE891519A (fr) Carte d&#39;identite
IT1148612B (it) Perfezionamento nei sistemi di controllo elettronici per presse
IT1166704B (it) Circuiteria di controllo per sistemi di elaborazione dei dati
DE3584751D1 (de) Datenuebertragungssystem.
IT7829453A0 (it) Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati.
IT8423477A0 (it) Sistema di controllo del passo perun&#39;elica a passo variabile.
IT7948283A0 (it) Perfezionamento nei sistemi di elaborazione di informazioni applicabili in particolare a veicoli
DK73683A (da) Dataoverfoeringsanlaeg
IT1164104B (it) Perfezionamento negli apparecchi per sistemi di riscaldamento centrale
DE3280423T2 (de) Datenuebertragungssystem.
IT8122088A0 (it) Dispositivo di comando a scheda per unita&#39; di blocco, allarme esimili.
IT8348751A0 (it) Sistema di controllo di dati per scopi generali
DE3163248D1 (en) Device for the decentralization of the management of a transfer bus common to several units of a data processing system
IT8424168A0 (it) Perfezionamenti in o relativi a sistemi elaboratori.
IT8148247A0 (it) Sistema per il controllo di transazioni
DE3485683D1 (de) Anpassbarer puffer fuer datenuebertragung in einem datenverarbeitungssystem.
DE3177135D1 (de) Modulares datenverarbeitungssystem.
IT8522688A0 (it) Miglioramenti in/o relativi a sistemi di elaborazione di dati.
IT8222988A0 (it) Disposizione circuitale per trasmettere dati di comando
IT8422715A0 (it) Unita&#39; di interfaccia tra un sistema di manipolazione dati di tipo asincrono ed un sistema di tipo sincrono.
IT8522687A0 (it) Sistema per l&#39;elaborazione di dati.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19960412