IT1122890B - Sistema a microprocessori con struttura modulare a bus e configurazione espandibile - Google Patents

Sistema a microprocessori con struttura modulare a bus e configurazione espandibile

Info

Publication number
IT1122890B
IT1122890B IT25356/79A IT2535679A IT1122890B IT 1122890 B IT1122890 B IT 1122890B IT 25356/79 A IT25356/79 A IT 25356/79A IT 2535679 A IT2535679 A IT 2535679A IT 1122890 B IT1122890 B IT 1122890B
Authority
IT
Italy
Prior art keywords
bus structure
microprocessor system
modular bus
expandable configuration
expandable
Prior art date
Application number
IT25356/79A
Other languages
English (en)
Italian (it)
Other versions
IT7925356A0 (it
Inventor
Domenico Chimienti
Arturo Diego Vercesi
Original Assignee
Honeywell Inf Systems Italia
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems Italia filed Critical Honeywell Inf Systems Italia
Priority to IT25356/79A priority Critical patent/IT1122890B/it
Publication of IT7925356A0 publication Critical patent/IT7925356A0/it
Priority to DE8080104872T priority patent/DE3070510D1/de
Priority to EP80104872A priority patent/EP0024663B1/en
Priority to US06/182,163 priority patent/US4417302A/en
Priority to JP11967280A priority patent/JPS5642831A/ja
Application granted granted Critical
Publication of IT1122890B publication Critical patent/IT1122890B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
IT25356/79A 1979-08-30 1979-08-30 Sistema a microprocessori con struttura modulare a bus e configurazione espandibile IT1122890B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT25356/79A IT1122890B (it) 1979-08-30 1979-08-30 Sistema a microprocessori con struttura modulare a bus e configurazione espandibile
DE8080104872T DE3070510D1 (en) 1979-08-30 1980-08-16 Data processing system having modular bus structure and expandable configuration
EP80104872A EP0024663B1 (en) 1979-08-30 1980-08-16 Data processing system having modular bus structure and expandable configuration
US06/182,163 US4417302A (en) 1979-08-30 1980-08-28 Bypass for prioritizing interrupts among microprocessors
JP11967280A JPS5642831A (en) 1979-08-30 1980-08-29 Data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT25356/79A IT1122890B (it) 1979-08-30 1979-08-30 Sistema a microprocessori con struttura modulare a bus e configurazione espandibile

Publications (2)

Publication Number Publication Date
IT7925356A0 IT7925356A0 (it) 1979-08-30
IT1122890B true IT1122890B (it) 1986-04-30

Family

ID=11216458

Family Applications (1)

Application Number Title Priority Date Filing Date
IT25356/79A IT1122890B (it) 1979-08-30 1979-08-30 Sistema a microprocessori con struttura modulare a bus e configurazione espandibile

Country Status (5)

Country Link
US (1) US4417302A (enExample)
EP (1) EP0024663B1 (enExample)
JP (1) JPS5642831A (enExample)
DE (1) DE3070510D1 (enExample)
IT (1) IT1122890B (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2494010B1 (fr) * 1980-11-07 1986-09-19 Thomson Csf Mat Tel Dispositif d'arbitration decentralisee de plusieurs unites de traitement d'un systeme multiprocesseur
USRE33705E (en) * 1982-02-24 1991-10-01 Digital Equipment Corporation Interchangeable interface circuit structure
JPS5924327A (ja) * 1982-07-30 1984-02-08 Hitachi Ltd 分散形優先選択装置
IT1153612B (it) * 1982-11-04 1987-01-14 Honeywell Information Sistem I Apparato di connessione e stella mediante cavo piatto
US4769768A (en) * 1983-09-22 1988-09-06 Digital Equipment Corporation Method and apparatus for requesting service of interrupts by selected number of processors
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4858173A (en) * 1986-01-29 1989-08-15 Digital Equipment Corporation Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system
US4839800A (en) * 1986-08-29 1989-06-13 Bull Hn Information Systems Inc. Data processing system with a fast interrupt
JPS63100559A (ja) * 1986-10-16 1988-05-02 Sharp Corp バス調停回路
US5168568A (en) * 1989-02-06 1992-12-01 Compaq Computer Corporation Delaying arbitration of bus access in digital computers
US5095460A (en) * 1989-04-25 1992-03-10 Digital Equipment Corporation Rotating priority encoder operating by selectively masking input signals to a fixed priority encoder
US5247685A (en) * 1989-11-03 1993-09-21 Compaq Computer Corp. Interrupt handling in an asymmetric multiprocessor computer system
JPH0814286B2 (ja) * 1990-08-11 1996-02-14 ティアツク株式会社 スピンドル軸の軸受構造
US5805841A (en) * 1991-07-24 1998-09-08 Micron Electronics, Inc. Symmetric parallel multi-processing bus architeture
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
US5535395A (en) * 1992-10-02 1996-07-09 Compaq Computer Corporation Prioritization of microprocessors in multiprocessor computer systems
JPH08278916A (ja) * 1994-11-30 1996-10-22 Hitachi Ltd マルチチャネルメモリシステム、転送情報同期化方法及び信号転送回路
US5911055A (en) * 1996-06-05 1999-06-08 Compaq Computer Corporation Using subordinate bus devices that are connected to a common bus
US5841969A (en) * 1996-08-13 1998-11-24 Honeywell Inc. Single bus architecture supporting subsystems of various criticality levels
DE69724969D1 (de) * 1997-10-29 2003-10-23 St Microelectronics Srl System zum Anschluss von Peripheriegeräten mit Prioritätarbitrierung, insbesondere in einem Mikrocontollerchip-Emulator
KR100676556B1 (ko) * 1998-11-09 2007-01-30 사이러스 로직, 인코포레이티드 자기 하드 디스크 드라이브를 위한 혼합-신호 싱글-칩집적 시스템 전자장치
US6618780B1 (en) * 1999-12-23 2003-09-09 Cirrus Logic, Inc. Method and apparatus for controlling interrupt priority resolution
KR100528476B1 (ko) * 2003-07-22 2005-11-15 삼성전자주식회사 컴퓨터 시스템의 인터럽트 처리 장치
TW200810523A (en) * 2005-12-23 2008-02-16 Nxp Bv An AV renderer peripheral with dual interrupt lines for staggered interrupts

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3800287A (en) * 1972-06-27 1974-03-26 Honeywell Inf Systems Data processing system having automatic interrupt identification technique
US3832692A (en) * 1972-06-27 1974-08-27 Honeywell Inf Systems Priority network for devices coupled by a multi-line bus
US3866181A (en) * 1972-12-26 1975-02-11 Honeywell Inf Systems Interrupt sequencing control apparatus
US4123794A (en) * 1974-02-15 1978-10-31 Tokyo Shibaura Electric Co., Limited Multi-computer system
JPS5259534A (en) * 1975-11-11 1977-05-17 Panafacom Ltd Data transfer system

Also Published As

Publication number Publication date
EP0024663A2 (en) 1981-03-11
US4417302A (en) 1983-11-22
JPS5642831A (en) 1981-04-21
DE3070510D1 (en) 1985-05-23
IT7925356A0 (it) 1979-08-30
JPS6253865B2 (enExample) 1987-11-12
EP0024663A3 (en) 1981-09-09
EP0024663B1 (en) 1985-04-17

Similar Documents

Publication Publication Date Title
IT1122890B (it) Sistema a microprocessori con struttura modulare a bus e configurazione espandibile
MX155024A (es) Mejoras a sistema de memoria modular
BR8406584A (pt) Painel e sistema de parede de paineis
IT1177400B (it) Sistema a microprocessore
BE881812A (nl) Meldingsstelsel
ES488757A0 (es) Perfeccionamientos en un sistema de radar
BR8507171A (pt) Sistema multiprocessador
BR7908009A (pt) Aperfeicoamento em sistema protetor de capacitor e capacitor empregado no dito sistema
IT1182200B (it) Sistema a radiazione iperemisferica
IT1153589B (it) Struttura transistorizzata planare
BR8005682A (pt) Sistema antitrava
IL49333A0 (en) Easily erectable and dismountable building
IT1119824B (it) Sistema grafico modulare
IL49494A (en) Modular building system
JPS55161158A (en) Remodeled building and remodeling methhod thereof
BR7602900A (pt) Sistema de construcao modular
MX150104A (es) Mejoras en un sistema de revelado
MX148287A (es) Mejoras en sistema constructivo de habitacion modular
BR8401868A (pt) Sistema modular para a formacao de estruturas de mobiliario e semelhantes
BR7700401A (pt) Aperfeicoamento em e referente a sistema de alarme
IT7929502U1 (it) PAN - EL Modular system
ES259122Y (es) Panel antitermico y antiacustico
IT8535969V0 (it) Sistema matematico pinkerle - punto - v
IT1153646B (it) Sistema di serratura a doppia combinazione ed a doppio comando
IL49382A (en) Toilet-bowl flush system and devices therefor