IT1114797B - Apparecchiatura per provare il ritardo di propagazione in sistemi logici di apparecchiature di calcolo - Google Patents

Apparecchiatura per provare il ritardo di propagazione in sistemi logici di apparecchiature di calcolo

Info

Publication number
IT1114797B
IT1114797B IT2441877A IT2441877A IT1114797B IT 1114797 B IT1114797 B IT 1114797B IT 2441877 A IT2441877 A IT 2441877A IT 2441877 A IT2441877 A IT 2441877A IT 1114797 B IT1114797 B IT 1114797B
Authority
IT
Italy
Prior art keywords
sensitises
patterns
storage
delay testing
logic system
Prior art date
Application number
IT2441877A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/701,041 external-priority patent/US4063080A/en
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT1114797B publication Critical patent/IT1114797B/it

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
IT2441877A 1976-06-30 1977-06-07 Apparecchiatura per provare il ritardo di propagazione in sistemi logici di apparecchiature di calcolo IT1114797B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/701,041 US4063080A (en) 1976-06-30 1976-06-30 Method of propagation delay testing a level sensitive array logic system

Publications (1)

Publication Number Publication Date
IT1114797B true IT1114797B (it) 1986-01-27

Family

ID=24815830

Family Applications (1)

Application Number Title Priority Date Filing Date
IT2441877A IT1114797B (it) 1976-06-30 1977-06-07 Apparecchiatura per provare il ritardo di propagazione in sistemi logici di apparecchiature di calcolo

Country Status (1)

Country Link
IT (1) IT1114797B (it)

Similar Documents

Publication Publication Date Title
FR2203543A5 (it)
FR2203231B1 (it)
US4225957A (en) Testing macros embedded in LSI chips
CA1126413A (en) Method and arrangement of testing sequential circuits represented by monolithically integrated semiconductor circuits
US4740970A (en) Integrated circuit arrangement
US5291495A (en) Method for designing a scan path for a logic circuit and testing of the same
GB1498125A (en) Digital circuit module test system
EP0415614B1 (en) Method and apparatus for generating control signals
EP0240719B1 (en) Shift register latch arrangement for enhanced testability in differential cascode voltage switch circuit
JPS641042A (en) Hardware simulator and its simulation method
US4071902A (en) Reduced overhead for clock testing in a level system scan design (LSSD) system
JPS6068624A (ja) Ｌｓｉの自己検査装置
EP0209982B1 (en) Digital integrated circuits
IT1114797B (it) Apparecchiatura per provare il ritardo di propagazione in sistemi logici di apparecchiature di calcolo
EP0196152A2 (en) Testing digital integrated circuits
EP0210741A2 (en) Digital integrated circuits
Correia et al. Introduction to an LSI test system
JP2614216B2 (ja) スキャンテスト回路生成装置
Makar et al. Iddq test pattern generation for scan chain latches and flip-flops
Grassl et al. A function-independent self-test for large programmable logic arrays
Pomeranz et al. On methods to match a test pattern generator to a circuit-under-test
EP0231948A3 (en) Simulation system
JPS55128168A (en) Testing method of memory in chip
Shen et al. Design of pseudoexhaustive testable PLA with low overhead
Huang et al. Logic model optimization for LSSD structures