IN2014CN04203A - - Google Patents

Download PDF

Info

Publication number
IN2014CN04203A
IN2014CN04203A IN4203CHN2014A IN2014CN04203A IN 2014CN04203 A IN2014CN04203 A IN 2014CN04203A IN 4203CHN2014 A IN4203CHN2014 A IN 4203CHN2014A IN 2014CN04203 A IN2014CN04203 A IN 2014CN04203A
Authority
IN
India
Prior art keywords
tasks
processor
fixed function
hardware units
function hardware
Prior art date
Application number
Other languages
English (en)
Inventor
Petri Olavi Nordlund
Jukka Pekka Arvo
Robert J Simpson
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of IN2014CN04203A publication Critical patent/IN2014CN04203A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
IN4203CHN2014 2011-12-15 2012-11-20 IN2014CN04203A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/327,069 US8842122B2 (en) 2011-12-15 2011-12-15 Graphics processing unit with command processor
PCT/US2012/066079 WO2013089989A1 (en) 2011-12-15 2012-11-20 Graphics processing unit with command processor

Publications (1)

Publication Number Publication Date
IN2014CN04203A true IN2014CN04203A (zh) 2015-07-17

Family

ID=47428989

Family Applications (1)

Application Number Title Priority Date Filing Date
IN4203CHN2014 IN2014CN04203A (zh) 2011-12-15 2012-11-20

Country Status (9)

Country Link
US (1) US8842122B2 (zh)
EP (1) EP2791910B1 (zh)
JP (1) JP5735187B2 (zh)
KR (1) KR101563098B1 (zh)
CN (1) CN103999128B (zh)
ES (1) ES2614716T3 (zh)
HU (1) HUE031474T2 (zh)
IN (1) IN2014CN04203A (zh)
WO (1) WO2013089989A1 (zh)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8941671B2 (en) 2012-01-13 2015-01-27 Microsoft Corporation Para-virtualized domain, hull, and geometry shaders
US8941670B2 (en) * 2012-01-17 2015-01-27 Microsoft Corporation Para-virtualized high-performance computing and GDI acceleration
EP2742425A1 (en) * 2012-05-29 2014-06-18 Qatar Foundation Graphics processing unit controller, host system, and methods
US10002021B2 (en) * 2012-07-20 2018-06-19 Qualcomm Incorporated Deferred preemption techniques for scheduling graphics processing unit command streams
US8963933B2 (en) * 2012-07-23 2015-02-24 Advanced Micro Devices, Inc. Method for urgency-based preemption of a process
US20160154677A1 (en) * 2013-03-15 2016-06-02 Rajkishore Barik Work Stealing in Heterogeneous Computing Systems
DE112014001621T5 (de) * 2013-03-25 2015-12-24 Mitsubishi Electric Corporation Bus-Master, Bussystem und Bussteuerungsverfahren
US9632834B2 (en) * 2013-05-17 2017-04-25 Nvidia Corporation Assigning priorities to computational work streams by mapping desired execution priorities to device priorities
CN103679789B (zh) * 2013-12-09 2017-01-18 北京大学 基于数据流图的并行绘制与可视化方法及系统
US9632761B2 (en) * 2014-01-13 2017-04-25 Red Hat, Inc. Distribute workload of an application to a graphics processing unit
KR101555426B1 (ko) * 2014-02-07 2015-09-25 고려대학교 산학협력단 지형 렌더링 방법 및 장치
US9679347B2 (en) 2014-02-18 2017-06-13 Qualcomm Incorporated Shader pipeline with shared data channels
US9530174B2 (en) 2014-05-30 2016-12-27 Apple Inc. Selective GPU throttling
WO2016039774A1 (en) * 2014-09-12 2016-03-17 Intel Corporation Facilitating dynamic parallel scheduling of command packets at graphics processing units on computing devices
US10521874B2 (en) 2014-09-26 2019-12-31 Intel Corporation Method and apparatus for a highly efficient graphics processing unit (GPU) execution model
US9697580B2 (en) * 2014-11-10 2017-07-04 Qualcomm Incorporated Dynamic pipeline for graphics processing
US10068306B2 (en) 2014-12-18 2018-09-04 Intel Corporation Facilitating dynamic pipelining of workload executions on graphics processing units on computing devices
US20160335064A1 (en) * 2015-05-12 2016-11-17 Advanced Micro Devices, Inc. Infrastructure to support accelerator computation models for active storage
CN104933752B (zh) 2015-06-29 2018-08-07 上海兆芯集成电路有限公司 一种计算机系统、图形处理单元及其图形处理方法
JP6540294B2 (ja) * 2015-07-08 2019-07-10 富士通株式会社 制御装置、制御方法及びプログラム
KR102399686B1 (ko) * 2015-07-28 2022-05-19 삼성전자주식회사 3d 렌더링 방법 및 장치
GB2545507B (en) * 2015-12-18 2019-07-17 Imagination Tech Ltd Controlling scheduling of a GPU
GB2545508B (en) 2015-12-18 2019-04-10 Imagination Tech Ltd Controlling operation of a GPU
US9892544B2 (en) * 2015-12-22 2018-02-13 Intel Corporation Method and apparatus for load balancing in a ray tracing architecture
US10460513B2 (en) 2016-09-22 2019-10-29 Advanced Micro Devices, Inc. Combined world-space pipeline shader stages
US10929944B2 (en) 2016-11-23 2021-02-23 Advanced Micro Devices, Inc. Low power and low latency GPU coprocessor for persistent computing
CN106651745A (zh) * 2016-12-12 2017-05-10 中国航空工业集团公司西安航空计算技术研究所 一种分离式图形处理器指令处理系统
US10026145B2 (en) 2016-12-13 2018-07-17 Qualcomm Incorporated Resource sharing on shader processor of GPU
US10417815B2 (en) * 2017-01-27 2019-09-17 Advanced Micro Devices, Inc. Out of order pixel shader exports
US10614611B2 (en) * 2017-04-07 2020-04-07 Intel Corporation Apparatus and method for implementing bounding volume hierarchy (BVH) operations on tesselation hardware
US11003592B2 (en) 2017-04-24 2021-05-11 Intel Corporation System cache optimizations for deep learning compute engines
GB2563587B (en) 2017-06-16 2021-01-06 Imagination Tech Ltd Scheduling tasks
GB2563588B (en) 2017-06-16 2019-06-26 Imagination Tech Ltd Scheduling tasks
US10373287B2 (en) 2017-08-18 2019-08-06 Apple Inc. Fast GPU context switch
KR102442921B1 (ko) 2017-12-11 2022-09-13 삼성전자주식회사 디지털 시그널 프로세서(dsp)의 태스크 관리 효율을 높일 수 있는 전자 장치
GB2573316B (en) * 2018-05-02 2021-01-27 Advanced Risc Mach Ltd Data processing systems
US12099867B2 (en) * 2018-05-30 2024-09-24 Advanced Micro Devices, Inc. Multi-kernel wavefront scheduler
CN109684144B (zh) * 2018-12-26 2021-11-02 郑州云海信息技术有限公司 一种gpu-box系统测试的方法及装置
CN109992422A (zh) * 2019-04-11 2019-07-09 北京朗镜科技有限责任公司 一种面向gpu资源的任务调度方法、装置和系统
US11017773B2 (en) * 2019-07-09 2021-05-25 Bank Of America Corporation Voice-based time-sensitive task processing over a high generation cellular network
CN110716805A (zh) * 2019-09-27 2020-01-21 上海依图网络科技有限公司 图形处理器的任务分配方法、装置、电子设备及存储介质
US11734873B2 (en) 2019-12-13 2023-08-22 Sony Group Corporation Real-time volumetric visualization of 2-D images
US12061550B2 (en) * 2020-03-24 2024-08-13 Intel Corporation Coherent multiprocessing enabled compute in storage and memory
GB2599125B (en) * 2020-09-24 2023-09-20 Imagination Tech Ltd Memory allocation in a ray tracing system
CN112398915B (zh) * 2020-10-28 2022-07-01 武汉大势智慧科技有限公司 一种云渲染平台的app应用审核方法及系统
US11789711B2 (en) * 2020-12-30 2023-10-17 Mercury Mission Systems, Llc Using artificial intelligence to optimize software to run on heterogeneous computing resource

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1687732A4 (en) * 2003-11-19 2008-11-19 Lucid Information Technology Ltd METHOD AND SYSTEM FOR A MULTIPLEXED 3D GRAPHIC PIPELINE VIA A PC BUS
US7583268B2 (en) 2005-11-10 2009-09-01 Via Technologies, Inc. Graphics pipeline precise interrupt method and apparatus
US9135017B2 (en) * 2007-01-16 2015-09-15 Ati Technologies Ulc Configurable shader ALU units
US8325184B2 (en) * 2007-09-14 2012-12-04 Qualcomm Incorporated Fragment shader bypass in a graphics processing unit, and apparatus and method thereof
US8566507B2 (en) * 2009-04-08 2013-10-22 Google Inc. Data storage device capable of recognizing and controlling multiple types of memory chips
US20100262979A1 (en) * 2009-04-08 2010-10-14 Google Inc. Circular command queues for communication between a host and a data storage device
TWI393067B (zh) 2009-05-25 2013-04-11 Inst Information Industry 具有電源閘控功能之繪圖處理系統及電源閘控方法，及其電腦程式產品
US8854381B2 (en) * 2009-09-03 2014-10-07 Advanced Micro Devices, Inc. Processing unit that enables asynchronous task dispatch
US9142057B2 (en) 2009-09-03 2015-09-22 Advanced Micro Devices, Inc. Processing unit with a plurality of shader engines
US8310492B2 (en) 2009-09-03 2012-11-13 Ati Technologies Ulc Hardware-based scheduling of GPU work
US8884957B2 (en) 2009-09-09 2014-11-11 Advanced Micro Devices, Inc. Tessellation engine and applications thereof
US8743131B2 (en) 2009-09-10 2014-06-03 Advanced Micro Devices, Inc. Course grain command buffer
US8499305B2 (en) * 2010-10-15 2013-07-30 Via Technologies, Inc. Systems and methods for performing multi-program general purpose shader kickoff
US9645854B2 (en) * 2010-12-15 2017-05-09 Advanced Micro Devices, Inc. Dynamic work partitioning on heterogeneous processing devices
US9092267B2 (en) * 2011-06-20 2015-07-28 Qualcomm Incorporated Memory sharing in graphics processing unit
US9239793B2 (en) * 2011-12-13 2016-01-19 Ati Technologies Ulc Mechanism for using a GPU controller for preloading caches

Also Published As

Publication number Publication date
EP2791910A1 (en) 2014-10-22
KR101563098B1 (ko) 2015-10-23
JP2015506036A (ja) 2015-02-26
WO2013089989A1 (en) 2013-06-20
US8842122B2 (en) 2014-09-23
US20130155080A1 (en) 2013-06-20
JP5735187B2 (ja) 2015-06-17
HUE031474T2 (en) 2017-07-28
CN103999128B (zh) 2015-09-30
EP2791910B1 (en) 2016-11-09
ES2614716T3 (es) 2017-06-01
KR20140109431A (ko) 2014-09-15
CN103999128A (zh) 2014-08-20

Similar Documents

Publication Publication Date Title
IN2014CN04203A (zh)
PH12017550124A1 (en) Decoupled processor instruction window and operand buffer
GB2520852A (en) Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
GB2513789A (en) System and method to reduce memory usage by optimally placing VMS in a virtualized data center
GB2512011A (en) Branch prediction logic
EP3074866A4 (en) Apparatus and method for scheduling graphics processing unit workloads from virtual machines
TW201714103A (en) Application scheduling in heterogeneous multiprocessor computing platforms for maximal predicted performance gains
GB201121886D0 (en) Intermediate value storage within a graphics processing apparatus
MX347773B (es) Control selectivo de la ejecución de una instrucción en el procesamiento transaccional.
EP3224712A4 (en) Support for application transparent, high available gpu computing with vm checkpointing
EP2743829A4 (en) VIRTUALIZATION PROCESSING METHOD AND DEVICE THEREFOR AND COMPUTER SYSTEM
GB2495820A8 (en) Method and system for optimizing virtual machines placement in cloud computing environments
WO2011159461A3 (en) Ink rendering
MX2012012534A (es) Objetos sub-bufer.
IN2014DN08017A (zh)
EP2662771A4 (en) PLANNING PROCESS AND MULTI-CORE PROCESSOR SYSTEM
EA201390868A1 (ru) Способ и система для вычислительного ускорения обработки сейсмических данных
GB201219578D0 (en) System and control method
GB201310012D0 (en) A graphic processing unit and method for performing tessellation operations
EP2750032A3 (en) Methods and systems for generation and execution of miniapp of computer application served by cloud computing system
IL211512A (en) System, method and computerized device for reducing bird damage to aircraft
WO2013144734A3 (en) Instruction merging optimization
GB2507229A (en) Managing workloads in a multiprocessing computer system
GB201309671D0 (en) Utilizing content via personal clouds
GB201318024D0 (en) Virtual bios