IN2013MN00405A - - Google Patents
Info
- Publication number
- IN2013MN00405A IN2013MN00405A IN405MUN2013A IN2013MN00405A IN 2013MN00405 A IN2013MN00405 A IN 2013MN00405A IN 405MUN2013 A IN405MUN2013 A IN 405MUN2013A IN 2013MN00405 A IN2013MN00405 A IN 2013MN00405A
- Authority
- IN
- India
- Prior art keywords
- techniques
- computing platform
- communication
- multiple processor
- processor computing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/544—Buffers; Shared memory; Pipes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/546—Message passing systems or structures, e.g. queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Image Generation (AREA)
Abstract
This disclosure describes communication techniques that may be used within a multiple processor computing platform. The techniques may in some examples provide software interfaces that may be used to support message passing within a multiple processor computing platform that initiates tasks using command queues. The techniques may in additional examples provide software interfaces that may be used for shared memory inter processor communication within a multiple processor computing platform. In further examples the techniques may provide a graphics processing unit (GPU) that includes hardware for supporting message passing and/or shared memory communication between the GPU and a host CPU.
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38457110P | 2010-09-20 | 2010-09-20 | |
US201161515182P | 2011-08-04 | 2011-08-04 | |
US13/235,236 US9645866B2 (en) | 2010-09-20 | 2011-09-16 | Inter-processor communication techniques in a multiple-processor computing platform |
US13/235,266 US8937622B2 (en) | 2010-09-20 | 2011-09-16 | Inter-processor communication techniques in a multiple-processor computing platform |
PCT/US2011/052196 WO2012040121A1 (en) | 2010-09-20 | 2011-09-19 | Inter-processor communication techniques in a multiple-processor computing platform |
Publications (1)
Publication Number | Publication Date |
---|---|
IN2013MN00405A true IN2013MN00405A (en) | 2015-05-29 |
Family
ID=45817338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IN405MUN2013 IN2013MN00405A (en) | 2010-09-20 | 2011-09-19 |
Country Status (10)
Country | Link |
---|---|
US (3) | US8937622B2 (en) |
EP (2) | EP2619965A1 (en) |
JP (2) | JP5738998B2 (en) |
KR (2) | KR101564815B1 (en) |
CN (2) | CN103119912B (en) |
BR (1) | BR112013006488A2 (en) |
ES (1) | ES2617303T3 (en) |
HU (1) | HUE033041T2 (en) |
IN (1) | IN2013MN00405A (en) |
WO (2) | WO2012040121A1 (en) |
Families Citing this family (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101332840B1 (en) * | 2012-01-05 | 2013-11-27 | 서울대학교산학협력단 | Cluster system, Host node, Computing node, and application execution method based on parallel computing framework |
US8937622B2 (en) | 2010-09-20 | 2015-01-20 | Qualcomm Incorporated | Inter-processor communication techniques in a multiple-processor computing platform |
US9239793B2 (en) | 2011-12-13 | 2016-01-19 | Ati Technologies Ulc | Mechanism for using a GPU controller for preloading caches |
US9170820B2 (en) * | 2011-12-15 | 2015-10-27 | Advanced Micro Devices, Inc. | Syscall mechanism for processor to processor calls |
JP5238876B2 (en) * | 2011-12-27 | 2013-07-17 | 株式会社東芝 | Information processing apparatus and information processing method |
US8943516B2 (en) * | 2012-05-31 | 2015-01-27 | International Business Machines Corporation | Mechanism for optimized intra-die inter-nodelet messaging communication |
JP6170553B2 (en) * | 2012-06-08 | 2017-07-26 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドAdvanced Micro Devices Incorporated | System and method for providing low latency for applications using heterogeneous processors |
US8869176B2 (en) | 2012-11-09 | 2014-10-21 | Qualcomm Incorporated | Exposing host operating system services to an auxillary processor |
US20140149528A1 (en) * | 2012-11-29 | 2014-05-29 | Nvidia Corporation | Mpi communication of gpu buffers |
KR102030733B1 (en) | 2013-01-02 | 2019-10-10 | 삼성전자주식회사 | Memory system and driving method thereof |
US20140208134A1 (en) * | 2013-01-21 | 2014-07-24 | Texas Instruments Incorporated | Host controller interface for universal serial bus (usb) power delivery |
US9086813B2 (en) * | 2013-03-15 | 2015-07-21 | Qualcomm Incorporated | Method and apparatus to save and restore system memory management unit (MMU) contexts |
US9563561B2 (en) * | 2013-06-25 | 2017-02-07 | Intel Corporation | Initiation of cache flushes and invalidations on graphics processors |
CN103353851A (en) * | 2013-07-01 | 2013-10-16 | 华为技术有限公司 | Method and equipment for managing tasks |
US20150149745A1 (en) * | 2013-11-25 | 2015-05-28 | Markus Eble | Parallelization with controlled data sharing |
JP6404347B2 (en) * | 2013-12-20 | 2018-10-10 | インテル・コーポレーション | Execution offload |
JP6507169B2 (en) * | 2014-01-06 | 2019-04-24 | ジョンソン コントロールズ テクノロジー カンパニーJohnson Controls Technology Company | Vehicle with multiple user interface operating domains |
US9632761B2 (en) * | 2014-01-13 | 2017-04-25 | Red Hat, Inc. | Distribute workload of an application to a graphics processing unit |
KR102100161B1 (en) * | 2014-02-04 | 2020-04-14 | 삼성전자주식회사 | Method for caching GPU data and data processing system therefore |
US10055342B2 (en) * | 2014-03-19 | 2018-08-21 | Qualcomm Incorporated | Hardware-based atomic operations for supporting inter-task communication |
CN105874431A (en) * | 2014-05-28 | 2016-08-17 | 联发科技股份有限公司 | Computing system with reduced data exchange overhead and related data exchange method thereof |
WO2016068999A1 (en) * | 2014-10-31 | 2016-05-06 | Hewlett Packard Enterprise Development Lp | Integrated heterogeneous processing units |
GB2533768B (en) * | 2014-12-19 | 2021-07-21 | Advanced Risc Mach Ltd | Cleaning a write-back cache |
JP6338152B2 (en) * | 2015-04-16 | 2018-06-06 | 日本電信電話株式会社 | COMMUNICATION DEVICE, COMMUNICATION METHOD, AND PROGRAM |
JP2016208105A (en) * | 2015-04-16 | 2016-12-08 | 日本電信電話株式会社 | Communication apparatus, communication method and program |
US9996487B2 (en) * | 2015-06-26 | 2018-06-12 | Intel Corporation | Coherent fabric interconnect for use in multiple topologies |
US11226840B2 (en) | 2015-10-08 | 2022-01-18 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Neural network unit that interrupts processing core upon condition |
US10725934B2 (en) | 2015-10-08 | 2020-07-28 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Processor with selective data storage (of accelerator) operable as either victim cache data storage or accelerator memory and having victim cache tags in lower level cache wherein evicted cache line is stored in said data storage when said data storage is in a first mode and said cache line is stored in system memory rather then said data store when said data storage is in a second mode |
US11216720B2 (en) | 2015-10-08 | 2022-01-04 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Neural network unit that manages power consumption based on memory accesses per period |
US10776690B2 (en) | 2015-10-08 | 2020-09-15 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with plurality of selectable output functions |
US10585848B2 (en) | 2015-10-08 | 2020-03-10 | Via Alliance Semiconductor Co., Ltd. | Processor with hybrid coprocessor/execution unit neural network unit |
US11029949B2 (en) | 2015-10-08 | 2021-06-08 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Neural network unit |
US11221872B2 (en) | 2015-10-08 | 2022-01-11 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Neural network unit that interrupts processing core upon condition |
US10664751B2 (en) | 2016-12-01 | 2020-05-26 | Via Alliance Semiconductor Co., Ltd. | Processor with memory array operable as either cache memory or neural network unit memory |
US10380481B2 (en) | 2015-10-08 | 2019-08-13 | Via Alliance Semiconductor Co., Ltd. | Neural network unit that performs concurrent LSTM cell calculations |
US10228911B2 (en) | 2015-10-08 | 2019-03-12 | Via Alliance Semiconductor Co., Ltd. | Apparatus employing user-specified binary point fixed point arithmetic |
US9965417B1 (en) * | 2016-01-13 | 2018-05-08 | Xilinx, Inc. | Use of interrupt memory for communication via PCIe communication fabric |
KR101842764B1 (en) * | 2016-03-18 | 2018-03-28 | 연세대학교 산학협력단 | Apparatus for maintaining data consistency between hardware accelerator and host system and method of the same |
JP6146508B1 (en) | 2016-03-31 | 2017-06-14 | 日本電気株式会社 | Synchronous processing unit, device, system and method |
KR102589298B1 (en) * | 2016-05-11 | 2023-10-13 | 삼성전자주식회사 | Graphics Processing Unit and method for controlling Cache Bypass thereof |
CN106127673B (en) * | 2016-07-19 | 2019-02-12 | 腾讯科技(深圳)有限公司 | A kind of method for processing video frequency, device and computer equipment |
US10152243B2 (en) | 2016-09-15 | 2018-12-11 | Qualcomm Incorporated | Managing data flow in heterogeneous computing |
US10248565B2 (en) * | 2016-09-19 | 2019-04-02 | Qualcomm Incorporated | Hybrid input/output coherent write |
US10936533B2 (en) * | 2016-10-18 | 2021-03-02 | Advanced Micro Devices, Inc. | GPU remote communication with triggered operations |
US10430706B2 (en) | 2016-12-01 | 2019-10-01 | Via Alliance Semiconductor Co., Ltd. | Processor with memory array operable as either last level cache slice or neural network unit memory |
US10438115B2 (en) | 2016-12-01 | 2019-10-08 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with memory layout to perform efficient 3-dimensional convolutions |
US10417560B2 (en) | 2016-12-01 | 2019-09-17 | Via Alliance Semiconductor Co., Ltd. | Neural network unit that performs efficient 3-dimensional convolutions |
US10395165B2 (en) | 2016-12-01 | 2019-08-27 | Via Alliance Semiconductor Co., Ltd | Neural network unit with neural memory and array of neural processing units that collectively perform multi-word distance rotates of row of data received from neural memory |
US10423876B2 (en) | 2016-12-01 | 2019-09-24 | Via Alliance Semiconductor Co., Ltd. | Processor with memory array operable as either victim cache or neural network unit memory |
US10515302B2 (en) | 2016-12-08 | 2019-12-24 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with mixed data and weight size computation capability |
KR102576707B1 (en) | 2016-12-26 | 2023-09-08 | 삼성전자주식회사 | Electric system and operation method thereof |
US10586148B2 (en) | 2016-12-31 | 2020-03-10 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with re-shapeable memory |
US10565494B2 (en) | 2016-12-31 | 2020-02-18 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with segmentable array width rotator |
US10565492B2 (en) | 2016-12-31 | 2020-02-18 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with segmentable array width rotator |
US10140574B2 (en) | 2016-12-31 | 2018-11-27 | Via Alliance Semiconductor Co., Ltd | Neural network unit with segmentable array width rotator and re-shapeable weight memory to match segment width to provide common weights to multiple rotator segments |
US10331532B2 (en) * | 2017-01-19 | 2019-06-25 | Qualcomm Incorporated | Periodic non-intrusive diagnosis of lockstep systems |
JP2018165913A (en) * | 2017-03-28 | 2018-10-25 | 富士通株式会社 | Arithmetic processing apparatus, information processing apparatus, and control method for arithmetic processing apparatus |
US10503652B2 (en) * | 2017-04-01 | 2019-12-10 | Intel Corporation | Sector cache for compression |
US10373285B2 (en) * | 2017-04-09 | 2019-08-06 | Intel Corporation | Coarse grain coherency |
US10325341B2 (en) | 2017-04-21 | 2019-06-18 | Intel Corporation | Handling pipeline submissions across many compute units |
JP7032631B2 (en) * | 2017-07-04 | 2022-03-09 | 富士通株式会社 | Transmission / reception system, control method of transmission / reception system, and transmission device |
JP6907787B2 (en) * | 2017-07-28 | 2021-07-21 | 富士通株式会社 | Information processing device and information processing method |
KR102403379B1 (en) * | 2017-09-12 | 2022-06-02 | 주식회사 코코링크 | Data sharing method between multi-gpus |
KR102384759B1 (en) * | 2017-11-13 | 2022-04-11 | 삼성전자주식회사 | Storage device sharing attribute information with host device to use host memory buffer and electronic device including the same |
US10303384B1 (en) * | 2017-11-28 | 2019-05-28 | Western Digital Technologies, Inc. | Task readiness for queued storage tasks |
KR102442921B1 (en) | 2017-12-11 | 2022-09-13 | 삼성전자주식회사 | Electronic device capable of increasing the task management efficiency of the digital signal processor |
KR102533241B1 (en) | 2018-01-25 | 2023-05-16 | 삼성전자주식회사 | Heterogeneous computing system configured to adaptively control cache coherency |
US10671460B2 (en) * | 2018-02-05 | 2020-06-02 | Micron Technology, Inc. | Memory access communications through message passing interface implemented in memory systems |
US10942861B2 (en) * | 2018-07-30 | 2021-03-09 | Micron Technology, Inc. | Configurable logic block networks and managing coherent memory in the same |
US10776281B2 (en) * | 2018-10-04 | 2020-09-15 | International Business Machines Corporation | Snoop invalidate filter for distributed memory management unit to reduce snoop invalidate latency |
US10761822B1 (en) * | 2018-12-12 | 2020-09-01 | Amazon Technologies, Inc. | Synchronization of computation engines with non-blocking instructions |
US10628342B1 (en) * | 2018-12-20 | 2020-04-21 | Dell Products, L.P. | System and method for accelerating performance of non-volatile memory RAID stacks |
CN111381958B (en) * | 2018-12-29 | 2022-12-09 | 上海寒武纪信息科技有限公司 | Communication device, neural network processing chip, combination device and electronic equipment |
KR20200083048A (en) * | 2018-12-31 | 2020-07-08 | 삼성전자주식회사 | Neural network system predicting polling time and neural network model processing method using the same |
US20200342109A1 (en) * | 2019-04-29 | 2020-10-29 | Hewlett Packard Enterprise Development Lp | Baseboard management controller to convey data |
US11256423B2 (en) * | 2019-10-14 | 2022-02-22 | Western Digital Technologies, Inc. | Efficiently identifying command readiness based on system state and data spread in multi queue depth environment |
CN112764668B (en) * | 2019-11-01 | 2024-07-05 | 伊姆西Ip控股有限责任公司 | Method, electronic device and computer program product for expanding GPU memory |
JP2021149549A (en) * | 2020-03-19 | 2021-09-27 | キオクシア株式会社 | Storage device and cache control method of address translation table |
US20210373951A1 (en) * | 2020-05-28 | 2021-12-02 | Samsung Electronics Co., Ltd. | Systems and methods for composable coherent devices |
US20210311897A1 (en) | 2020-04-06 | 2021-10-07 | Samsung Electronics Co., Ltd. | Memory with cache-coherent interconnect |
CN111897653A (en) * | 2020-07-30 | 2020-11-06 | 云知声智能科技股份有限公司 | Collaborative computing method, device, system and medium |
CN112100169B (en) * | 2020-08-05 | 2021-09-21 | 中科驭数(北京)科技有限公司 | Database interaction data encoding method and device |
CN112416851B (en) * | 2020-11-30 | 2023-07-18 | 中国人民解放军国防科技大学 | Extensible multi-core on-chip shared memory |
US11861758B2 (en) * | 2021-03-12 | 2024-01-02 | Nvidia Corporation | Packet processing acceleration using parallel processing |
CN115934385B (en) * | 2023-02-08 | 2023-05-23 | 苏州浪潮智能科技有限公司 | Multi-core inter-core communication method, system, equipment and storage medium |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6242247A (en) | 1985-08-20 | 1987-02-24 | Fujitsu Ltd | Cache memory control system |
JP2736352B2 (en) | 1988-11-21 | 1998-04-02 | 日本電信電話株式会社 | Cache memory control method in multiprocessor system |
JPH03127146A (en) | 1989-10-12 | 1991-05-30 | Koufu Nippon Denki Kk | Information processor |
JP3056606B2 (en) | 1993-02-17 | 2000-06-26 | 住友重機械工業株式会社 | Liquid radiopharmacy sorting device |
US5604909A (en) * | 1993-12-15 | 1997-02-18 | Silicon Graphics Computer Systems, Inc. | Apparatus for processing instructions in a computing system |
JPH0950399A (en) | 1995-08-10 | 1997-02-18 | Fujitsu Ltd | Cache memory system suitable for processing of data arranged in multidimensional space |
US5854637A (en) | 1995-08-17 | 1998-12-29 | Intel Corporation | Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller |
US6088740A (en) | 1997-08-05 | 2000-07-11 | Adaptec, Inc. | Command queuing system for a hardware accelerated command interpreter engine |
US6212667B1 (en) * | 1998-07-30 | 2001-04-03 | International Business Machines Corporation | Integrated circuit test coverage evaluation and adjustment mechanism and method |
US6618759B1 (en) * | 2000-01-31 | 2003-09-09 | Hewlett-Packard Development Company, L.P. | Immediate mode computer graphics command caching |
US6801208B2 (en) | 2000-12-27 | 2004-10-05 | Intel Corporation | System and method for cache sharing |
EP1459177A2 (en) | 2001-12-14 | 2004-09-22 | Koninklijke Philips Electronics N.V. | Data processing system having multiple processors |
US6891543B2 (en) * | 2002-05-08 | 2005-05-10 | Intel Corporation | Method and system for optimally sharing memory between a host processor and graphics processor |
US7958144B2 (en) | 2002-08-30 | 2011-06-07 | Boss Logic, Llc | System and method for secure reciprocal exchange of data |
EP1623330A2 (en) | 2003-05-07 | 2006-02-08 | Koninklijke Philips Electronics N.V. | Processing system and method for transmitting data |
US7015915B1 (en) * | 2003-08-12 | 2006-03-21 | Nvidia Corporation | Programming multiple chips from a command buffer |
GB0319697D0 (en) | 2003-08-21 | 2003-09-24 | Falanx Microsystems As | Method of and apparatus for differential encoding and decoding |
TW200517825A (en) | 2003-11-28 | 2005-06-01 | First Int Computer Inc | Over-clocking method used in VGA card and its application method for computer system |
GB2409303B (en) * | 2003-12-18 | 2006-10-18 | Advanced Risc Mach Ltd | Inter-processor communication mechanism |
US7310722B2 (en) | 2003-12-18 | 2007-12-18 | Nvidia Corporation | Across-thread out of order instruction dispatch in a multithreaded graphics processor |
US7023445B1 (en) | 2004-04-12 | 2006-04-04 | Advanced Micro Devices, Inc. | CPU and graphics unit with shared cache |
US7305524B2 (en) | 2004-10-08 | 2007-12-04 | International Business Machines Corporation | Snoop filter directory mechanism in coherency shared memory system |
US7302528B2 (en) * | 2004-11-19 | 2007-11-27 | Intel Corporation | Caching bypass |
US7583268B2 (en) | 2005-11-10 | 2009-09-01 | Via Technologies, Inc. | Graphics pipeline precise interrupt method and apparatus |
US8212832B2 (en) | 2005-12-08 | 2012-07-03 | Ati Technologies Ulc | Method and apparatus with dynamic graphics surface memory allocation |
US7526634B1 (en) | 2005-12-19 | 2009-04-28 | Nvidia Corporation | Counter-based delay of dependent thread group execution |
US7353991B2 (en) | 2006-02-21 | 2008-04-08 | David Benjamin Esplin | System and method for managing wireless point-of-sale transactions |
US7814486B2 (en) | 2006-06-20 | 2010-10-12 | Google Inc. | Multi-thread runtime system |
JP2008140078A (en) | 2006-11-30 | 2008-06-19 | Toshiba Corp | Bus bridge device, information processor, and data transfer control method |
JP5101128B2 (en) | 2007-02-21 | 2012-12-19 | 株式会社東芝 | Memory management system |
US8031194B2 (en) | 2007-11-09 | 2011-10-04 | Vivante Corporation | Intelligent configurable graphics bandwidth modulator |
US9035959B2 (en) | 2008-03-28 | 2015-05-19 | Intel Corporation | Technique to share information among different cache coherency domains |
JP5525175B2 (en) | 2008-04-08 | 2014-06-18 | アビッド テクノロジー インコーポレイテッド | A framework that unifies and abstracts the processing of multiple hardware domains, data types, and formats |
GB2462860B (en) | 2008-08-22 | 2012-05-16 | Advanced Risc Mach Ltd | Apparatus and method for communicating between a central processing unit and a graphics processing unit |
US8675000B2 (en) | 2008-11-07 | 2014-03-18 | Google, Inc. | Command buffers for web-based graphics rendering |
US20100123717A1 (en) | 2008-11-20 | 2010-05-20 | Via Technologies, Inc. | Dynamic Scheduling in a Graphics Processor |
US8589629B2 (en) * | 2009-03-27 | 2013-11-19 | Advanced Micro Devices, Inc. | Method for way allocation and way locking in a cache |
US9354944B2 (en) | 2009-07-27 | 2016-05-31 | Advanced Micro Devices, Inc. | Mapping processing logic having data-parallel threads across processors |
US8400458B2 (en) * | 2009-09-09 | 2013-03-19 | Hewlett-Packard Development Company, L.P. | Method and system for blocking data on a GPU |
US8859133B2 (en) | 2010-08-17 | 2014-10-14 | GM Global Technology Operations LLC | Repeating frame battery with compression joining of cell tabs to welded connection terminals |
US8937622B2 (en) | 2010-09-20 | 2015-01-20 | Qualcomm Incorporated | Inter-processor communication techniques in a multiple-processor computing platform |
-
2011
- 2011-09-16 US US13/235,266 patent/US8937622B2/en active Active
- 2011-09-16 US US13/235,236 patent/US9645866B2/en active Active
- 2011-09-19 JP JP2013530215A patent/JP5738998B2/en active Active
- 2011-09-19 EP EP11761769.6A patent/EP2619965A1/en not_active Ceased
- 2011-09-19 ES ES11764399.9T patent/ES2617303T3/en active Active
- 2011-09-19 WO PCT/US2011/052196 patent/WO2012040121A1/en active Application Filing
- 2011-09-19 KR KR1020137010120A patent/KR101564815B1/en active IP Right Grant
- 2011-09-19 IN IN405MUN2013 patent/IN2013MN00405A/en unknown
- 2011-09-19 HU HUE11764399A patent/HUE033041T2/en unknown
- 2011-09-19 CN CN201180044807.XA patent/CN103119912B/en active Active
- 2011-09-19 CN CN201180044782.3A patent/CN103109274B/en active Active
- 2011-09-19 KR KR1020137010122A patent/KR101564816B1/en active IP Right Grant
- 2011-09-19 EP EP11764399.9A patent/EP2619666B1/en active Active
- 2011-09-19 BR BR112013006488A patent/BR112013006488A2/en not_active Application Discontinuation
- 2011-09-19 WO PCT/US2011/052206 patent/WO2012040122A1/en active Application Filing
- 2011-09-19 JP JP2013530216A patent/JP5815712B2/en not_active Expired - Fee Related
-
2014
- 2014-12-15 US US14/570,974 patent/US9626234B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20120069029A1 (en) | 2012-03-22 |
ES2617303T3 (en) | 2017-06-16 |
CN103109274A (en) | 2013-05-15 |
KR20130060337A (en) | 2013-06-07 |
US20120069035A1 (en) | 2012-03-22 |
KR101564815B1 (en) | 2015-10-30 |
JP2013537993A (en) | 2013-10-07 |
JP5738998B2 (en) | 2015-06-24 |
CN103119912A (en) | 2013-05-22 |
EP2619666A1 (en) | 2013-07-31 |
US9645866B2 (en) | 2017-05-09 |
EP2619965A1 (en) | 2013-07-31 |
CN103109274B (en) | 2016-08-17 |
HUE033041T2 (en) | 2017-11-28 |
US8937622B2 (en) | 2015-01-20 |
EP2619666B1 (en) | 2016-11-23 |
JP5815712B2 (en) | 2015-11-17 |
KR101564816B1 (en) | 2015-10-30 |
WO2012040122A1 (en) | 2012-03-29 |
US9626234B2 (en) | 2017-04-18 |
BR112013006488A2 (en) | 2016-07-26 |
JP2013546035A (en) | 2013-12-26 |
CN103119912B (en) | 2016-06-01 |
KR20130094322A (en) | 2013-08-23 |
WO2012040121A1 (en) | 2012-03-29 |
US20150097849A1 (en) | 2015-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IN2013MN00405A (en) | ||
WO2014028109A3 (en) | Memory sharing via a unified memory architecture | |
GB2476360B (en) | Sharing virtual memory-based multi-version data between the heterogenous processors of a computer platform | |
WO2012044738A3 (en) | Instant remote rendering | |
WO2012082589A3 (en) | Load balancing between general purpose processors and graphics processors | |
EP2622462A4 (en) | Multi-operating system | |
WO2012044829A3 (en) | User interaction across cross-environment applications through an extended graphics context | |
WO2010056511A3 (en) | Technique for promoting efficient instruction fusion | |
EP3001616A3 (en) | Techniques for routing service chain flow packets between virtual machines | |
EP2467785A4 (en) | Communicating between host computers and peripheral resources in an input/output (i/o) virtualization system | |
WO2012044828A3 (en) | User interaction support across cross-environment applications | |
WO2015081308A3 (en) | Dynamic i/o virtualization | |
IN2015DN02742A (en) | ||
MX2012012534A (en) | Subbuffer objects. | |
BR112016024424A2 (en) | flexible rendering based on a rendering target in graphic rendering | |
WO2013177310A3 (en) | Offloading of computation for rack level servers and corresponding methods and systems | |
WO2013006476A3 (en) | Dynamic pinning of virtual pages shared between different type processors of a heterogeneous computing platform | |
EP2271992A4 (en) | Method and system for generating and delivering inter-processor interrupts in a multi-core processor and in certain shared-memory multi-processor systems | |
WO2010019407A3 (en) | Integrated development engine for a cloud computing environment | |
WO2014066630A3 (en) | Multi-platform mobile and other computing devices and methods | |
GB2498289A (en) | Resource management and security system | |
SG159482A1 (en) | Multi-mode processing module and method of use | |
WO2008085341A3 (en) | Methods and systems for power management in a data processing system | |
TW201614493A (en) | Sharing resources between a CPU and GPU | |
WO2013106590A3 (en) | Cloud-based distributed data system |