IL95576A0 - Controlled slew rate buffer - Google Patents

Controlled slew rate buffer

Info

Publication number
IL95576A0
IL95576A0 IL95576A IL9557690A IL95576A0 IL 95576 A0 IL95576 A0 IL 95576A0 IL 95576 A IL95576 A IL 95576A IL 9557690 A IL9557690 A IL 9557690A IL 95576 A0 IL95576 A0 IL 95576A0
Authority
IL
Israel
Prior art keywords
slew rate
rate buffer
controlled slew
controlled
buffer
Prior art date
Application number
IL95576A
Other languages
English (en)
Original Assignee
Quick Tech Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Quick Tech Ltd filed Critical Quick Tech Ltd
Priority to IL95576A priority Critical patent/IL95576A0/xx
Priority to US07/610,852 priority patent/US5138194A/en
Priority to EP90123556A priority patent/EP0473840A1/fr
Priority to JP3009840A priority patent/JPH06343029A/ja
Publication of IL95576A0 publication Critical patent/IL95576A0/xx

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
    • H03K17/166—Soft switching
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
IL95576A 1990-09-04 1990-09-04 Controlled slew rate buffer IL95576A0 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IL95576A IL95576A0 (en) 1990-09-04 1990-09-04 Controlled slew rate buffer
US07/610,852 US5138194A (en) 1990-09-04 1990-11-08 Controlled slew rate buffer
EP90123556A EP0473840A1 (fr) 1990-09-04 1990-12-07 Tampon à temps de montée commandée
JP3009840A JPH06343029A (ja) 1990-09-04 1991-01-30 改良されたスルーレートバッファ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IL95576A IL95576A0 (en) 1990-09-04 1990-09-04 Controlled slew rate buffer

Publications (1)

Publication Number Publication Date
IL95576A0 true IL95576A0 (en) 1991-06-30

Family

ID=11061552

Family Applications (1)

Application Number Title Priority Date Filing Date
IL95576A IL95576A0 (en) 1990-09-04 1990-09-04 Controlled slew rate buffer

Country Status (4)

Country Link
US (1) US5138194A (fr)
EP (1) EP0473840A1 (fr)
JP (1) JPH06343029A (fr)
IL (1) IL95576A0 (fr)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5221865A (en) * 1991-06-21 1993-06-22 Crosspoint Solutions, Inc. Programmable input/output buffer circuit with test capability
JP3251661B2 (ja) * 1991-10-15 2002-01-28 テキサス インスツルメンツ インコーポレイテツド 制御されたスルー・レートを有するｃｍｏｓバッファ回路
US5233238A (en) * 1991-12-20 1993-08-03 Vlsi Technology, Inc. High power buffer with increased current stability
US5248907A (en) * 1992-02-18 1993-09-28 Samsung Semiconductor, Inc. Output buffer with controlled output level
JP2657019B2 (ja) * 1992-03-13 1997-09-24 三菱電機株式会社 Ｍｏｓトランジスタ出力回路
US5315172A (en) * 1992-04-14 1994-05-24 Altera Corporation Reduced noise output buffer
US5315187A (en) * 1992-08-05 1994-05-24 Acer Incorporated Self-controlled output stage with low power bouncing
DE4229342A1 (de) * 1992-09-04 1994-03-10 Thomson Brandt Gmbh Verfahren und Vorrichtung zur Ansteuerung mit gepulsten Signalen
US5430404A (en) * 1992-10-28 1995-07-04 Integrated Device Technology, Inc. Output driver circuits with enhanced supply-line bounce control and improved VOH characteristic
US5432462A (en) * 1993-04-30 1995-07-11 Motorola, Inc. Input buffer circuit having sleep mode and bus hold function
US5355029A (en) * 1993-07-12 1994-10-11 Digital Equipment Corporation Staged CMOS output buffer
US5701090A (en) * 1994-11-15 1997-12-23 Mitsubishi Denki Kabushiki Kaisha Data output circuit with reduced output noise
IL111708A (en) * 1994-11-21 1998-03-10 Chip Express Israel Ltd Array mapping goes
US5473263A (en) * 1994-12-19 1995-12-05 Advanced Micro Devices, Inc. Negative feedback to reduce voltage oscillation in CMOS output buffers
JP3640703B2 (ja) * 1995-05-24 2005-04-20 株式会社ルネサステクノロジ バス駆動回路、レシーバ回路およびバスシステム
US5771389A (en) * 1996-02-28 1998-06-23 Intel Corporation Low slew rate output buffer with staged biasing voltage
US5841305A (en) * 1997-03-20 1998-11-24 Cypress Semiconductor Corp. Circuit and method for adjusting duty cycles
FR2769151B1 (fr) * 1997-09-29 2000-01-14 Sgs Thomson Microelectronics Reduction du bruit de commutation en sortie d'un circuit numerique
US6727728B1 (en) * 1997-12-30 2004-04-27 Lsi Logic Corporation XOR circuit
US6194912B1 (en) 1999-03-11 2001-02-27 Easic Corporation Integrated circuit device
US6236229B1 (en) 1999-05-13 2001-05-22 Easic Corporation Integrated circuits which employ look up tables to provide highly efficient logic cells and logic functionalities
US6331733B1 (en) 1999-08-10 2001-12-18 Easic Corporation Semiconductor device
US6245634B1 (en) 1999-10-28 2001-06-12 Easic Corporation Method for design and manufacture of semiconductors
US6313678B1 (en) * 1999-10-13 2001-11-06 Texas Instruments Incorporated Single-pin externally controlled edge rate controller circuit
JP3566608B2 (ja) * 1999-12-28 2004-09-15 Ｎｅｃエレクトロニクス株式会社 半導体集積回路
US6756824B2 (en) * 2002-11-12 2004-06-29 Sun Microsystems, Inc. Self-biased driver amplifiers for high-speed signaling interfaces
US7208984B1 (en) * 2004-07-15 2007-04-24 Linear Technology Corporation CMOS driver with minimum shoot-through current
US7075343B2 (en) * 2004-12-07 2006-07-11 Analog Devices, Inc. Self-timed switching regulator pre-driver
US8030968B1 (en) * 2010-04-07 2011-10-04 Intel Corporation Staged predriver for high speed differential transmitter
WO2018137751A1 (fr) * 2017-01-24 2018-08-02 Telefonaktiebolaget Lm Ericsson (Publ) Circuits à retard variable

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4110704A (en) * 1977-09-19 1978-08-29 Motorola, Inc. Astable multivibrator with temperature compensation and requiring a single supply voltage
US4408137A (en) * 1981-12-16 1983-10-04 Westinghouse Electric Corp. Break-before-make solid state relay
EP0189571A1 (fr) * 1984-12-24 1986-08-06 General Electric Company Circuit CMOS à réduction du courant transversal
JPH0720060B2 (ja) * 1985-08-14 1995-03-06 株式会社東芝 出力回路装置
US4638187A (en) * 1985-10-01 1987-01-20 Vtc Incorporated CMOS output buffer providing high drive current with minimum output signal distortion
EP0258808B1 (fr) * 1986-08-29 1993-02-24 Mitsubishi Denki Kabushiki Kaisha Circuit intégré du type MOS complémentaire
US4731553A (en) * 1986-09-30 1988-03-15 Texas Instruments Incorporated CMOS output buffer having improved noise characteristics
US4862018A (en) * 1987-11-30 1989-08-29 Texas Instruments Incorporated Noise reduction for output drivers
US4959561A (en) * 1989-01-04 1990-09-25 Motorola, Inc. MOS output buffer with reduced supply line disturbance

Also Published As

Publication number Publication date
EP0473840A1 (fr) 1992-03-11
JPH06343029A (ja) 1994-12-13
US5138194A (en) 1992-08-11

Similar Documents

Publication Publication Date Title
IL95576A0 (en) Controlled slew rate buffer
EP0455016A3 (en) Buffer
EP0490654A3 (en) Output buffer
EP0507571A3 (en) Receiving buffer control system
EP0199374A3 (en) High-speed cmos buffer with controlled slew rate
EP0415862A3 (en) Optimized i/o buffers
GB9205169D0 (en) Data output buffer
EP0574747A3 (fr) Architecture de mémoire tampon de frame.
HK1005921A1 (en) Controlled slew rate amplifier
GB2261088B (en) Address input buffer
GB2272120B (en) Input buffer
GB9024084D0 (en) First-in-first-out buffer
EP0544510A3 (en) Split-level frame buffer
AU3632895A (en) Controlled slew rate output buffer
GB9223434D0 (en) Catapults
EP0739119A3 (fr) Appareil pour tampon de mémoire
GB8905441D0 (en) Buffer amplifier
GB9123929D0 (en) Novel expression system
GB2242097B (en) Buffer resynchronisation
GB2281114B (en) Buffer
GB2274041B (en) Buffer regulation
GB9109588D0 (en) Slidable member
GB2230839B (en) Buffer
HK1007221A1 (en) Controlled time delay line
GB9118650D0 (en) Ttl input buffer

Legal Events

Date Code Title Description
KB Patent renewed
KB Patent renewed
MM9K Patent not in force due to non-payment of renewal fees