IL110607A0 - A variable accuracy indirect addressing scheme for simd multi-processors and apparatus implementing same - Google Patents
A variable accuracy indirect addressing scheme for simd multi-processors and apparatus implementing sameInfo
- Publication number
- IL110607A0 IL110607A0 IL11060794A IL11060794A IL110607A0 IL 110607 A0 IL110607 A0 IL 110607A0 IL 11060794 A IL11060794 A IL 11060794A IL 11060794 A IL11060794 A IL 11060794A IL 110607 A0 IL110607 A0 IL 110607A0
- Authority
- IL
- Israel
- Prior art keywords
- processors
- addressing scheme
- apparatus implementing
- indirect addressing
- implementing same
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/106,343 US5526501A (en) | 1993-08-12 | 1993-08-12 | Variable accuracy indirect addressing scheme for SIMD multi-processors and apparatus implementing same |
Publications (1)
Publication Number | Publication Date |
---|---|
IL110607A0 true IL110607A0 (en) | 1994-11-11 |
Family
ID=22310902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL11060794A IL110607A0 (en) | 1993-08-12 | 1994-08-09 | A variable accuracy indirect addressing scheme for simd multi-processors and apparatus implementing same |
Country Status (5)
Country | Link |
---|---|
US (1) | US5526501A (de) |
EP (1) | EP0638868A3 (de) |
JP (1) | JPH0764853A (de) |
CA (1) | CA2129497A1 (de) |
IL (1) | IL110607A0 (de) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3276782B2 (ja) * | 1994-08-18 | 2002-04-22 | 本田技研工業株式会社 | 電動補助自転車 |
FR2737589B1 (fr) | 1995-07-31 | 1997-09-12 | Suisse Electronique Microtech | Systeme d'organisation et procede de sequencement des circuits d'un microprocesseur |
CN1120413C (zh) * | 1998-04-01 | 2003-09-03 | 北京多思科技工业园股份有限公司 | 数据相关串行操作的错位并行处理方法 |
US6334176B1 (en) * | 1998-04-17 | 2001-12-25 | Motorola, Inc. | Method and apparatus for generating an alignment control vector |
US6275984B1 (en) | 1998-11-20 | 2001-08-14 | Sega Of America, Inc. | System and method for delaying indirect register offset resolution |
GB2348980B (en) * | 1999-04-09 | 2004-05-12 | Pixelfusion Ltd | Parallel data processing systems |
US7627736B2 (en) | 1999-04-09 | 2009-12-01 | Clearspeed Technology Plc | Thread manager to control an array of processing elements |
US7526630B2 (en) | 1999-04-09 | 2009-04-28 | Clearspeed Technology, Plc | Parallel data processing apparatus |
GB2348979A (en) * | 1999-04-09 | 2000-10-18 | Pixelfusion Ltd | Parallel data processing system with shared memory |
US7506136B2 (en) | 1999-04-09 | 2009-03-17 | Clearspeed Technology Plc | Parallel data processing apparatus |
HUP0102356A2 (hu) * | 2001-06-06 | 2003-02-28 | Afca-System Kft. | Eljárás és kapcsolási elrendezés előnyösen ciklikusan ismétlődő adatfeldolgozási feladatok párhuzamos üzemű végrehajtására, továbbá az eljárás végrehajtásához szükséges műveleti kódok előállítására és szimulálására szolgáló programrendszer |
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US7673223B2 (en) * | 2001-06-15 | 2010-03-02 | Qualcomm Incorporated | Node processors for use in parity check decoders |
US6938196B2 (en) * | 2001-06-15 | 2005-08-30 | Flarion Technologies, Inc. | Node processors for use in parity check decoders |
DE10159283A1 (de) * | 2001-12-04 | 2003-06-12 | Systemonic Ag | Verfahren und Anordnung zur Adressgenerierung in einem Prozessor |
US7681013B1 (en) * | 2001-12-31 | 2010-03-16 | Apple Inc. | Method for variable length decoding using multiple configurable look-up tables |
US6961888B2 (en) | 2002-08-20 | 2005-11-01 | Flarion Technologies, Inc. | Methods and apparatus for encoding LDPC codes |
US20040157626A1 (en) * | 2003-02-10 | 2004-08-12 | Vincent Park | Paging methods and apparatus |
US20070234178A1 (en) * | 2003-02-26 | 2007-10-04 | Qualcomm Incorporated | Soft information scaling for interactive decoding |
US6957375B2 (en) * | 2003-02-26 | 2005-10-18 | Flarion Technologies, Inc. | Method and apparatus for performing low-density parity-check (LDPC) code operations using a multi-level permutation |
EP1597667A4 (de) * | 2003-02-26 | 2009-01-14 | Qualcomm Inc | Skalierung weicher daten für iterative dekodierung |
US7434145B2 (en) * | 2003-04-02 | 2008-10-07 | Qualcomm Incorporated | Extracting soft information in a block-coherent communication system |
US8196000B2 (en) * | 2003-04-02 | 2012-06-05 | Qualcomm Incorporated | Methods and apparatus for interleaving in a block-coherent communication system |
US7231557B2 (en) * | 2003-04-02 | 2007-06-12 | Qualcomm Incorporated | Methods and apparatus for interleaving in a block-coherent communication system |
DE602004006516T2 (de) * | 2003-08-15 | 2008-01-17 | Koninklijke Philips Electronics N.V. | Parallel-verarbeitungs-array |
US7237181B2 (en) * | 2003-12-22 | 2007-06-26 | Qualcomm Incorporated | Methods and apparatus for reducing error floors in message passing decoders |
US7346832B2 (en) * | 2004-07-21 | 2008-03-18 | Qualcomm Incorporated | LDPC encoding methods and apparatus |
US7395490B2 (en) * | 2004-07-21 | 2008-07-01 | Qualcomm Incorporated | LDPC decoding methods and apparatus |
US7127659B2 (en) * | 2004-08-02 | 2006-10-24 | Qualcomm Incorporated | Memory efficient LDPC decoding methods and apparatus |
US7441099B2 (en) * | 2006-10-03 | 2008-10-21 | Hong Kong Applied Science and Technology Research Institute Company Limited | Configurable SIMD processor instruction specifying index to LUT storing information for different operation and memory location for each processing unit |
US8112691B1 (en) * | 2008-03-25 | 2012-02-07 | Oracle America, Inc. | Method for efficient generation of a Fletcher checksum using a single SIMD pipeline |
US8737736B2 (en) * | 2010-12-31 | 2014-05-27 | Microsoft Corporation | Tone mapping of very large aerial image mosaic |
US9436847B2 (en) * | 2014-09-26 | 2016-09-06 | Intel Corporation | Cryptographic pointer address encoding |
US11314674B2 (en) * | 2020-02-14 | 2022-04-26 | Google Llc | Direct memory access architecture with multi-level multi-striding |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4065808A (en) * | 1975-01-25 | 1977-12-27 | U.S. Philips Corporation | Network computer system |
US5129092A (en) * | 1987-06-01 | 1992-07-07 | Applied Intelligent Systems,Inc. | Linear chain of parallel processors and method of using same |
US5212777A (en) * | 1989-11-17 | 1993-05-18 | Texas Instruments Incorporated | Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation |
-
1993
- 1993-08-12 US US08/106,343 patent/US5526501A/en not_active Expired - Lifetime
-
1994
- 1994-08-04 CA CA002129497A patent/CA2129497A1/en not_active Abandoned
- 1994-08-09 IL IL11060794A patent/IL110607A0/xx unknown
- 1994-08-09 EP EP94112404A patent/EP0638868A3/de not_active Withdrawn
- 1994-08-12 JP JP6190729A patent/JPH0764853A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0638868A3 (de) | 1995-11-15 |
JPH0764853A (ja) | 1995-03-10 |
CA2129497A1 (en) | 1995-02-13 |
US5526501A (en) | 1996-06-11 |
EP0638868A2 (de) | 1995-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IL110607A0 (en) | A variable accuracy indirect addressing scheme for simd multi-processors and apparatus implementing same | |
TW364631U (en) | Access control apparatus | |
GB2280462B (en) | Setting apparatus | |
GB2285668B (en) | Rotating apparatus | |
TW318552U (en) | Refrigeraton apparatus | |
IL110961A0 (en) | Depilating apparatus | |
EP0586155A3 (en) | A display apparatus | |
GB2284673B (en) | Pile-testing apparatus | |
GB2278307B (en) | A process and an apparatus for forming a profiled element | |
GB9411980D0 (en) | Roller apparatus | |
PL314533A1 (en) | Single-layer drying section apparatus | |
GB9322811D0 (en) | Screening apparatus | |
EP0724550A4 (de) | Kompostiervorrichtung | |
CZ189095A3 (en) | Radiolocation apparatus | |
GB2281789B (en) | Spot-welding apparatus | |
GB9314045D0 (en) | Fallarrest apparatus | |
GB9311906D0 (en) | A covering apparatus | |
EP0746837A4 (de) | Anzeigevorrichtung | |
GB9405880D0 (en) | Document-reading apparatus | |
GB9322933D0 (en) | A refrigeration apparatus | |
GB9526175D0 (en) | Inference apparatus | |
GB9314187D0 (en) | Control apparatus | |
GB9321534D0 (en) | Apparatus | |
GB2282763B (en) | Improvements relating to screening apparatus | |
GB2288905B (en) | Learning apparatus |