IE910093A1 - Signal level converter - Google Patents
Signal level converterInfo
- Publication number
- IE910093A1 IE910093A1 IE9391A IE9391A IE910093A1 IE 910093 A1 IE910093 A1 IE 910093A1 IE 9391 A IE9391 A IE 9391A IE 9391 A IE9391 A IE 9391A IE 910093 A1 IE910093 A1 IE 910093A1
- Authority
- IE
- Ireland
- Prior art keywords
- transistor
- signal level
- level converter
- cml
- cmos
- Prior art date
Links
- 230000005669 field effect Effects 0.000 claims abstract description 22
- 230000000295 complement effect Effects 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 5
- 230000002401 inhibitory effect Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/14—Conversion to or from non-weighted codes
- H03M7/20—Conversion to or from n-out-of-m codes
- H03M7/22—Conversion to or from n-out-of-m codes to or from one-out-of-m codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
- H03K17/6257—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means
- H03K17/6264—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means using current steering means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
- H03K19/017518—Interface arrangements using a combination of bipolar and field effect transistors [BIFET]
- H03K19/017527—Interface arrangements using a combination of bipolar and field effect transistors [BIFET] with at least one differential stage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018514—Interface arrangements with at least one differential stage
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19904000780 DE4000780C1 (enrdf_load_stackoverflow) | 1990-01-12 | 1990-01-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
IE910093A1 true IE910093A1 (en) | 1991-07-17 |
Family
ID=6397987
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IE9391A IE910093A1 (en) | 1990-01-12 | 1991-01-11 | Signal level converter |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0436823A1 (enrdf_load_stackoverflow) |
JP (1) | JPH04212518A (enrdf_load_stackoverflow) |
DE (1) | DE4000780C1 (enrdf_load_stackoverflow) |
IE (1) | IE910093A1 (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4227282C1 (de) * | 1992-08-18 | 1993-11-25 | Siemens Ag | Digitaler Stromschalter |
JP2776285B2 (ja) * | 1995-01-13 | 1998-07-16 | 日本電気株式会社 | 電流スイッチ回路 |
US5789941A (en) * | 1995-03-29 | 1998-08-04 | Matra Mhs | ECL level/CMOS level logic signal interfacing device |
JPH09200004A (ja) * | 1996-01-17 | 1997-07-31 | Nec Corp | レベル変換回路 |
GB2335556B (en) * | 1998-03-18 | 2002-10-30 | Ericsson Telefon Ab L M | Switch circuit |
US20020089353A1 (en) * | 1998-07-13 | 2002-07-11 | Abdellatif Bellaouar | Current mode logic gates for low-voltage high-speed applications |
US6794907B2 (en) | 2000-09-15 | 2004-09-21 | Broadcom Corporation | Low jitter high speed CMOS to CML clock converter |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357548A (en) * | 1980-05-30 | 1982-11-02 | Rca Corporation | Circuit arrangement using emitter coupled logic and integrated injection logic |
JPH0763139B2 (ja) * | 1985-10-31 | 1995-07-05 | 日本電気株式会社 | レベル変換回路 |
JPS62154917A (ja) * | 1985-12-27 | 1987-07-09 | Hitachi Ltd | デジタル回路 |
US4695749A (en) * | 1986-02-25 | 1987-09-22 | Fairchild Semiconductor Corporation | Emitter-coupled logic multiplexer |
US4939478A (en) * | 1988-02-05 | 1990-07-03 | Siemens Aktiengesellschaft | Asymmetrical differential amplifier as level converter |
-
1990
- 1990-01-12 DE DE19904000780 patent/DE4000780C1/de not_active Expired - Fee Related
- 1990-11-28 EP EP90122762A patent/EP0436823A1/de not_active Withdrawn
-
1991
- 1991-01-11 IE IE9391A patent/IE910093A1/en unknown
- 1991-01-11 JP JP3013882A patent/JPH04212518A/ja not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
JPH04212518A (ja) | 1992-08-04 |
DE4000780C1 (enrdf_load_stackoverflow) | 1991-07-25 |
EP0436823A1 (de) | 1991-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100290725B1 (ko) | 에미터 결합 로직-바이폴라 상보형 금속 산화물 반도체/상보형 금속 산화물 반도체 트랜슬레이터 | |
KR100324987B1 (ko) | 차동트라이스테이트 발생방법 및 차동트라이스테이트 회로 | |
US6275073B1 (en) | Differential input circuit | |
US5012137A (en) | ECL-CMOS converter | |
US4518876A (en) | TTL-ECL Input translation with AND/NAND function | |
IE903199A1 (en) | Signal level converter | |
US5214317A (en) | CMOS to ECL translator with incorporated latch | |
US5656952A (en) | All-MOS differential high speed output driver for providing positive-ECL levels into a variable load impedance | |
JP2008544714A (ja) | 低電圧vccを供給される差動トランジスタ対電流スイッチ | |
US4943740A (en) | Ultra fast logic | |
US5315179A (en) | BICMOS level converter circuit | |
IE910093A1 (en) | Signal level converter | |
JPH10163855A (ja) | レベル変換回路 | |
US5148059A (en) | CMOS and ECL logic circuit requiring no interface circuitry | |
JPH07131331A (ja) | レベル変換器 | |
US6323683B1 (en) | Low distortion logic level translator | |
US5023479A (en) | Low power output gate | |
US4727265A (en) | Semiconductor circuit having a current switch circuit which imparts a latch function to an input buffer for generating high amplitude signals | |
JP2562831B2 (ja) | レベル変換回路 | |
US4996452A (en) | ECL/TTL tristate buffer | |
US20120112801A1 (en) | Low-Current Input Buffer | |
US5218244A (en) | Logic level converter circuit | |
KR920004343B1 (ko) | 인터페이스 회로 | |
US5227680A (en) | ECL/TTL translator circuit | |
US5446400A (en) | GTL compatible BICMOS input stage |