IE41472L - Electrical data processor - Google Patents
Electrical data processorInfo
- Publication number
- IE41472L IE41472L IE751160A IE116075A IE41472L IE 41472 L IE41472 L IE 41472L IE 751160 A IE751160 A IE 751160A IE 116075 A IE116075 A IE 116075A IE 41472 L IE41472 L IE 41472L
- Authority
- IE
- Ireland
- Prior art keywords
- input
- staticizers
- output
- random access
- access memory
- Prior art date
Links
- 230000006870 function Effects 0.000 abstract 4
- 230000015654 memory Effects 0.000 abstract 3
- 230000001934 delay Effects 0.000 abstract 2
- 230000000717 retained effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30018—Bit or string instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1127—Selector for I-O, multiplex for I-O
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/12—Plc mp multi processor system
- G05B2219/1204—Multiprocessing, several plc's, distributed logic control
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/15—Plc structure of the system
- G05B2219/15049—Timer, counter, clock-calendar, flip-flop as peripheral
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/15—Plc structure of the system
- G05B2219/15055—FIFO
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Automation & Control Theory (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
- Exchange Systems With Centralized Control (AREA)
- Debugging And Monitoring (AREA)
- Storage Device Security (AREA)
Abstract
1448041 Data processor STANDARD TELEPHONES & CABLES Ltd 23 May 1974 23067/74 Heading G4A A data processor includes inputs connected to respective input staticizers, outputs connected to respective output staticizers, a random access memory arranged to store intermediate processing results, an input arranged to receive instructions having function and address parts, and a logic unit arranged to process one bit operands from the input staticizers and/or the random access memory to produce one bit results which are directed to an output staticizer or the random access memory, the operand source and result destinations being selected by the address parts of instructions whose function parts determine the operations to be performed, e.g. read, write, AND, OR. The processor may be used to interface controlled equipment, e.g. a telephone exchange, and a controlling digital computer and may be formed on a single integrated circuit chip. One or more of the processors may be supplied with instructions from an external read only program memory. Several such program memories storing respective programs may be provided, a selected one being supplied with clock pulses. In a first embodiment the input staticizers, output staticizers, and the random access memory are connected, together with a number of delay units formed by shift registers to internal input and output buses. All the units, input staticizer delays &c., together with various clock pulse sources are addressed by the address part of an instruction and the buses are connected to a push down stack. The processor performs AND and OR operations between the contents of the top two stack locations and loads the result into the top location. The result may also be transferred to any unit, e.g. output staticizer, addressed by the current instruction, or may be retained in the stack. In a second embodiment, Fig. 3, the random access memory RAM, delays DEL, and input and output staticizers IS, OS are connected to the logic unit via selectors WAS, RAS activated by the address part of an instruction ADO, the logic unit being controlled by the function part FO. The logic unit, Fig. 4, consists of two NAND gates N1, N2, each formed by an AND gate and a bi-stable, which NANDs successive operands. The instruction format allows the outputs of both NANDs to be connected to the input of the other NAND or to addressed units in the processor, output staticizers &c., and the Specification gives details of the way in which Boolean functions can be evaluated. Additional external random access memories may be coupled to the processor.
[GB1448041A]
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2306774A GB1448041A (en) | 1974-05-23 | 1974-05-23 | Data processing equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
IE41472L true IE41472L (en) | 1975-11-23 |
IE41472B1 IE41472B1 (en) | 1980-01-16 |
Family
ID=10189588
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IE1160/75A IE41472B1 (en) | 1974-05-23 | 1975-05-23 | Improvements in or relating to data processing equipment |
Country Status (11)
Country | Link |
---|---|
JP (1) | JPS5124844A (en) |
AU (1) | AU8105175A (en) |
BE (1) | BE829386A (en) |
DE (1) | DE2521900A1 (en) |
ES (1) | ES437893A1 (en) |
FR (1) | FR2272441B1 (en) |
GB (1) | GB1448041A (en) |
IE (1) | IE41472B1 (en) |
IN (1) | IN141971B (en) |
NL (1) | NL7506005A (en) |
ZA (1) | ZA752215B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2423820A1 (en) * | 1978-03-20 | 1979-11-16 | Bendix Corp | AUTONOMOUS INPUT / OUTPUT PROCESSOR FOR DIGITAL SYSTEMS |
DE19837101C2 (en) * | 1998-08-17 | 2000-11-23 | Philips Corp Intellectual Pty | Programmable 1-bit data processing arrangement |
DE10163206B4 (en) * | 2001-12-21 | 2004-03-11 | Schneider Automation Gmbh | Method for operating a programmable logic controller |
-
1974
- 1974-05-23 GB GB2306774A patent/GB1448041A/en not_active Expired
-
1975
- 1975-04-08 ZA ZA00752215A patent/ZA752215B/en unknown
- 1975-05-12 IN IN937/CAL/75A patent/IN141971B/en unknown
- 1975-05-12 AU AU81051/75A patent/AU8105175A/en not_active Expired
- 1975-05-16 DE DE19752521900 patent/DE2521900A1/en not_active Withdrawn
- 1975-05-22 NL NL7506005A patent/NL7506005A/en not_active Application Discontinuation
- 1975-05-22 FR FR7515921A patent/FR2272441B1/fr not_active Expired
- 1975-05-23 ES ES437893A patent/ES437893A1/en not_active Expired
- 1975-05-23 JP JP50062442A patent/JPS5124844A/ja active Pending
- 1975-05-23 BE BE2054355A patent/BE829386A/en unknown
- 1975-05-23 IE IE1160/75A patent/IE41472B1/en unknown
Also Published As
Publication number | Publication date |
---|---|
AU8105175A (en) | 1976-11-18 |
FR2272441A1 (en) | 1975-12-19 |
IE41472B1 (en) | 1980-01-16 |
GB1448041A (en) | 1976-09-02 |
NL7506005A (en) | 1975-11-25 |
BE829386A (en) | 1975-11-24 |
ES437893A1 (en) | 1977-01-01 |
FR2272441B1 (en) | 1980-08-01 |
ZA752215B (en) | 1976-03-31 |
JPS5124844A (en) | 1976-02-28 |
DE2521900A1 (en) | 1975-12-04 |
IN141971B (en) | 1977-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4149242A (en) | Data interface apparatus for multiple sequential processors | |
US6519187B2 (en) | Semiconductor memory device having read data multiplexer | |
EP0102242B1 (en) | Data processing apparatus | |
US4882709A (en) | Conditional write RAM | |
US4316247A (en) | Low power consumption data processing system | |
US3623017A (en) | Dual clocking arrangement for a digital computer | |
US4884192A (en) | Information processor capable of data transfer among plural digital data processing units by using an active transmission line having locally controlled storage of data | |
US4225934A (en) | Multifunctional arithmetic and logic unit in semiconductor integrated circuit | |
EP0238090A2 (en) | Microcomputer capable of accessing internal memory at a desired variable access time | |
GB1527316A (en) | Data processing apparatus | |
GB1129660A (en) | Data processors | |
US4153939A (en) | Incrementer circuit | |
US4300195A (en) | CMOS Microprocessor architecture | |
GB1456849A (en) | Microinstruction controlled computer | |
US4567561A (en) | Large scale integration data processor signal transfer mechanism | |
US4503511A (en) | Computing system with multifunctional arithmetic logic unit in single integrated circuit | |
US4460972A (en) | Single chip microcomputer selectively operable in response to instructions stored on the computer chip or in response to instructions stored external to the chip | |
ATE79968T1 (en) | ONE-CHIP PROGRAMMABLE CONTROLLER. | |
US3824562A (en) | High speed random access memory shift register | |
EP0230668B1 (en) | Arithmetic logic circuit | |
US4153942A (en) | Industrial control processor | |
GB1321026A (en) | Data processing device | |
US3280314A (en) | Digital circuitry for determining a binary square root | |
IE41472L (en) | Electrical data processor | |
US3962684A (en) | Computing system interface using common parallel bus and segmented addressing |