HK1097358A1 - Address generator for an interleaver memory and a deinterleaver memory - Google Patents

Address generator for an interleaver memory and a deinterleaver memory

Info

Publication number
HK1097358A1
HK1097358A1 HK07104503.5A HK07104503A HK1097358A1 HK 1097358 A1 HK1097358 A1 HK 1097358A1 HK 07104503 A HK07104503 A HK 07104503A HK 1097358 A1 HK1097358 A1 HK 1097358A1
Authority
HK
Hong Kong
Prior art keywords
memory
address
maximum allowable
allowable value
address generator
Prior art date
Application number
HK07104503.5A
Other languages
English (en)
Inventor
Anders Berkeman
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of HK1097358A1 publication Critical patent/HK1097358A1/xx

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/276—Interleaving address generation
    • H03M13/2764—Circuits therefore
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2742—Irregular interleaver wherein the permutation pattern is not obtained by a computation rule, e.g. interleaver based on random generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/275—Interleaver wherein the permutation pattern is obtained using a congruential operation of the type y=ax+b modulo c
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/276—Interleaving address generation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Storage Device Security (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
HK07104503.5A 2004-03-10 2007-04-27 Address generator for an interleaver memory and a deinterleaver memory HK1097358A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP04005627A EP1575175B1 (en) 2004-03-10 2004-03-10 Address generator for an interleaver memory and a deinterleaver memory
US55343804P 2004-03-16 2004-03-16
PCT/EP2005/002221 WO2005091509A1 (en) 2004-03-10 2005-03-03 Address generator for an interleaver memory and a deinterleaver memory

Publications (1)

Publication Number Publication Date
HK1097358A1 true HK1097358A1 (en) 2007-06-22

Family

ID=34814279

Family Applications (1)

Application Number Title Priority Date Filing Date
HK07104503.5A HK1097358A1 (en) 2004-03-10 2007-04-27 Address generator for an interleaver memory and a deinterleaver memory

Country Status (9)

Country Link
US (1) US7873800B2 (zh)
EP (1) EP1575175B1 (zh)
JP (1) JP4777971B2 (zh)
KR (1) KR101274394B1 (zh)
CN (1) CN1930782B (zh)
AT (1) ATE410830T1 (zh)
DE (1) DE602004016947D1 (zh)
HK (1) HK1097358A1 (zh)
WO (1) WO2005091509A1 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2454195A (en) * 2007-10-30 2009-05-06 Sony Corp Address generation polynomial and permutation matrix for DVB-T2 16k OFDM sub-carrier mode interleaver
US8179954B2 (en) 2007-10-30 2012-05-15 Sony Corporation Odd interleaving only of an odd-even interleaver when half or less data subcarriers are active in a digital video broadcasting (DVB) standard
GB2454194A (en) * 2007-10-30 2009-05-06 Sony Corp Address generation polynomial and permutation matrix for DVB-T2 1k OFDM sub-carrier mode interleaver
GB2454196B (en) * 2007-10-30 2012-10-10 Sony Corp Data processsing apparatus and method
US8885761B2 (en) 2003-03-25 2014-11-11 Sony Corporation Data processing apparatus and method
GB2454193B (en) 2007-10-30 2012-07-18 Sony Corp Data processing apparatus and method
ES2412429T3 (es) 2007-10-30 2013-07-11 Sony Corporation Aparato y método para el tratamiento de datos
DK2056549T3 (da) * 2007-10-30 2013-02-04 Sony Corp Databehandlingsanordning og -fremgangsmåde
DK2056472T3 (da) * 2007-10-30 2010-04-19 Sony Corp Apparat og fremgangsmåde til databehandling
GB2454722B (en) * 2007-11-16 2012-10-24 Sony Corp Data processing apparatus and method
GB2460459B (en) * 2008-05-30 2012-07-11 Sony Corp Data processing apparatus and method
WO2011033680A1 (en) * 2009-09-16 2011-03-24 Nec Corporation Interleaver and interleaving method
GB2491377A (en) * 2011-05-31 2012-12-05 British Broadcasting Corp Method and apparatus for memory access in an interleaver
US9183057B2 (en) * 2013-01-21 2015-11-10 Micron Technology, Inc. Systems and methods for accessing memory
TWI551079B (zh) * 2014-11-28 2016-09-21 晨星半導體股份有限公司 適用於第二代地面數位視訊廣播系統之解交錯程序之資料處理電路及方法
CN108463951B (zh) * 2015-11-10 2022-06-24 索尼公司 数据处理装置和数据处理方法
US10140223B2 (en) * 2016-06-27 2018-11-27 Qualcomm Incorporated System and method for odd modulus memory channel interleaving

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2577999B2 (ja) * 1989-09-28 1997-02-05 クラリオン株式会社 擬似雑音符号発生装置における先頭又は任意ビットパルス生成回路およびサンプリングパルス生成回路
US5687325A (en) * 1996-04-19 1997-11-11 Chang; Web Application specific field programmable gate array
US6625234B1 (en) * 1998-12-10 2003-09-23 Nortel Networks Limited Efficient implementations of proposed turbo code interleavers for third generation code division multiple access
US6314534B1 (en) * 1999-03-31 2001-11-06 Qualcomm Incorporated Generalized address generation for bit reversed random interleaving
KR100480286B1 (ko) * 1999-04-02 2005-04-06 삼성전자주식회사 터보 인터리빙 어드레스 발생 장치 및 방법
US6549998B1 (en) * 2000-01-14 2003-04-15 Agere Systems Inc. Address generator for interleaving data
JP4555454B2 (ja) * 2000-11-21 2010-09-29 富士通株式会社 データ再生装置
US6871270B2 (en) * 2001-12-03 2005-03-22 Samsung Electronics Co., Ltd. Device and method for minimizing puncturing-caused output delay
US6851039B2 (en) * 2002-09-30 2005-02-01 Lucent Technologies Inc. Method and apparatus for generating an interleaved address

Also Published As

Publication number Publication date
CN1930782B (zh) 2012-05-02
US7873800B2 (en) 2011-01-18
JP2007528169A (ja) 2007-10-04
KR20070015539A (ko) 2007-02-05
ATE410830T1 (de) 2008-10-15
KR101274394B1 (ko) 2013-06-18
DE602004016947D1 (de) 2008-11-20
EP1575175A1 (en) 2005-09-14
US20070139428A1 (en) 2007-06-21
EP1575175B1 (en) 2008-10-08
CN1930782A (zh) 2007-03-14
WO2005091509A1 (en) 2005-09-29
JP4777971B2 (ja) 2011-09-21

Similar Documents

Publication Publication Date Title
HK1097358A1 (en) Address generator for an interleaver memory and a deinterleaver memory
BR0307657A (pt) Sistema e método para autenticação acústica de dois fatores
AU2003250755A1 (en) Circuit arrangement for generating an iq signal
MXPA06000801A (es) Autentificacion digital sobre canal acustico.
EP1396471A3 (en) Hydrogen generating apparatus
GB2402098B (en) Vibration reduction apparatus for power tool and power tool incorporating such apparatus
GB2409350B (en) An ion generating device
EP1573872A4 (en) METHOD AND DEVICE FOR PRODUCING BIPOLAR IONS
TW200635239A (en) Fast compact decoder for huffman codes
AU2003301128A8 (en) Method and apparatus for generating prefetches
TW200627265A (en) Bit manipulation method, apparatus and system
EP1533906A4 (en) WAVEFORM GENERATION PROCESS, WAVEFORM GENERATION PROGRAM, WAVEFORM GENERATION CIRCUIT AND RADAR EQUIPMENT
GB0325643D0 (en) Vibration reduction apparatus for power tool and power tool incorporating such apparatus
GB0516658D0 (en) Vibration reduction apparatus for power tool and power tool incorporating such apparatus
HK1080618A1 (en) Ion generating device, ion generator having ion generating device and electric apparatus having ion generator
TWI346515B (en) Illumination apparatus, and an illumination head and power source device used therefore
EP1396472A3 (en) Hydrogen generating apparatus
HK1087256A1 (en) Integrated circuit arrangement, and method for programming an integrated circuit arrangement
GB0228737D0 (en) Apparatus for producing self-exciting hammer action, and rotary power tool incorporating such apparatus
GB0327751D0 (en) Adaptive value generating apparatus, adaptive procedure control program, and adaptive value generating program
FR2844933B1 (fr) Perfectionnements aux moteurs hautes puissances.
AU2002368402A1 (en) Device and method for operating memory components
GB0303650D0 (en) High RPM/output rotor
AU2003242450A1 (en) Power generation apparatus
ITRM20020141U1 (it) Pedale per comandi elettrici, primari ed ausiliari.

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20200229