GR3007226T3 - - Google Patents

Info

Publication number
GR3007226T3
GR3007226T3 GR920402871T GR920402871T GR3007226T3 GR 3007226 T3 GR3007226 T3 GR 3007226T3 GR 920402871 T GR920402871 T GR 920402871T GR 920402871 T GR920402871 T GR 920402871T GR 3007226 T3 GR3007226 T3 GR 3007226T3
Authority
GR
Greece
Prior art keywords
clock
auxiliary
data signal
clocks
phase
Prior art date
Application number
GR920402871T
Other languages
Greek (el)
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of GR3007226T3 publication Critical patent/GR3007226T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
GR920402871T 1988-04-29 1993-03-05 GR3007226T3 (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3814640 1988-04-29

Publications (1)

Publication Number Publication Date
GR3007226T3 true GR3007226T3 (enExample) 1993-07-30

Family

ID=6353256

Family Applications (1)

Application Number Title Priority Date Filing Date
GR920402871T GR3007226T3 (enExample) 1988-04-29 1993-03-05

Country Status (5)

Country Link
EP (1) EP0339515B1 (enExample)
AT (1) ATE83881T1 (enExample)
DE (1) DE58903075D1 (enExample)
ES (1) ES2037902T3 (enExample)
GR (1) GR3007226T3 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0369047A1 (de) * 1988-11-15 1990-05-23 Siemens Aktiengesellschaft Anordnung zur Umschaltung eines Taktes auf einen Takt gleicher Frequenz aber nacheilender Taktphase
DE10251950A1 (de) * 2002-11-08 2004-05-19 Hochschule Bremen Schaltungsanordnung und Verfahren für Hochgeschwindigkeitsdatentransfer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL183214C (nl) * 1980-01-31 1988-08-16 Philips Nv Inrichting voor het synchroniseren van de fase van een lokaal opgewekt kloksignaal met de fase van een ingangssignaal.
JPS59225640A (ja) * 1983-06-06 1984-12-18 Nitsuko Ltd クロツク位相同期方式

Also Published As

Publication number Publication date
EP0339515B1 (de) 1992-12-23
EP0339515A1 (de) 1989-11-02
ES2037902T3 (es) 1993-07-01
ATE83881T1 (de) 1993-01-15
DE58903075D1 (de) 1993-02-04

Similar Documents

Publication Publication Date Title
AU7106191A (en) Digital clock buffer circuit providing controllable delay
EP0335509A3 (en) Broad band vco control system for clock recovery
CA2036162A1 (en) Digital signal synchronization employing single elastic store
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
TW336313B (en) Phase locked loop system and method for use in a data channel
EP1191530A3 (en) Optical disk device
EP0125002B1 (en) Programmable longitudinal time code generator utilizing a synchronous programmable parallel-to-serial data converter.
EP0359573A3 (en) Apparatus for recovering data recorded on a magnetic storagemedium
DE59508071D1 (de) Integrierbare taktgewinnungsschaltung
EP0218401A3 (en) An interface circuit for video signal hard copy apparatus and video signal hard copy apparatus provided therewith
CA2055823A1 (en) Clock information transmitting device and clock information receiving device
RU97120125A (ru) Устройство восстановления синхронизации для синхронной цифровой иерархической системы передачи данных
EP0348968A3 (en) Multilevel quadrature amplitude modulator capable of reducing a maximum amplitude of a multilevel quadrature amplitude modulated signal regardless of transmission data information or redundant information
KR19990023499A (ko) 클록 복구 회로
US4890045A (en) Spindle motor control system for magnetic disk apparatus
ES2037902T3 (es) Procedimiento y dispositivo para la recuperacion del impulso de reloj de una senal de datos mediante adaptacion continua de un impulso de reloj generado localmente a una senal de datos.
GR3005453T3 (enExample)
DE59008878D1 (de) Schaltungsanordnung zur phasenrichtigen Regenerierung eines Taktsignals.
KR960009370B1 (en) Combination circuit of lsu and led in printer
ES2193332T3 (es) Reproduccion de señales digitales.
JP2728110B2 (ja) 速度変換回路
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
JPS54158811A (en) Frame synchronizer
AU6143094A (en) Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop
JPS62299135A (ja) 回線切替方式