GB9714364D0 - Method and substrate for wafer interconnection - Google Patents

Method and substrate for wafer interconnection

Info

Publication number
GB9714364D0
GB9714364D0 GBGB9714364.8A GB9714364A GB9714364D0 GB 9714364 D0 GB9714364 D0 GB 9714364D0 GB 9714364 A GB9714364 A GB 9714364A GB 9714364 D0 GB9714364 D0 GB 9714364D0
Authority
GB
United Kingdom
Prior art keywords
substrate
wafer interconnection
interconnection
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GBGB9714364.8A
Other versions
GB2327144A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to GB9714364A priority Critical patent/GB2327144A/en
Publication of GB9714364D0 publication Critical patent/GB9714364D0/en
Publication of GB2327144A publication Critical patent/GB2327144A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2831Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2863Contacting devices, e.g. sockets, burn-in boards or mounting fixtures

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
GB9714364A 1997-07-09 1997-07-09 Method and substrate for wafer interconnection Withdrawn GB2327144A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB9714364A GB2327144A (en) 1997-07-09 1997-07-09 Method and substrate for wafer interconnection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9714364A GB2327144A (en) 1997-07-09 1997-07-09 Method and substrate for wafer interconnection

Publications (2)

Publication Number Publication Date
GB9714364D0 true GB9714364D0 (en) 1997-09-10
GB2327144A GB2327144A (en) 1999-01-13

Family

ID=10815540

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9714364A Withdrawn GB2327144A (en) 1997-07-09 1997-07-09 Method and substrate for wafer interconnection

Country Status (1)

Country Link
GB (1) GB2327144A (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07115113A (en) * 1993-08-25 1995-05-02 Nec Corp Semiconductor wafer testing device and testing method
US6577148B1 (en) * 1994-08-31 2003-06-10 Motorola, Inc. Apparatus, method, and wafer used for testing integrated circuits formed on a product wafer
JPH08148533A (en) * 1994-11-15 1996-06-07 Nec Corp Method and equipment for testing semiconductor wafer

Also Published As

Publication number Publication date
GB2327144A (en) 1999-01-13

Similar Documents

Publication Publication Date Title
GB2347268B (en) Method of semiconductor device fabrication
AU8070498A (en) Methods for treating semiconductor wafers
SG60012A1 (en) Semiconductor substrate and fabrication method for the same
AU3875899A (en) A system and method for inspecting semiconductor wafers
SG68658A1 (en) Semiconductor substrate and method of manufacturing the same
AU1351199A (en) Substrate transferring device and method
AU4293399A (en) Method and device for transferring wafers
GB2325782B (en) Substrate cleaning method and apparatus
HK1018983A1 (en) Semiconductor substrate and strackable semiconductor package and fabrication method thereof.
HK1109248A1 (en) Semiconductor integrated circuit and method for designing semiconductor integrated circuit
AU2328499A (en) Wafer cleaning method and system
AU4432899A (en) Semiconductor wafer evaluating apparatus and method
SG72825A1 (en) Semiconductor device and method for the fabrication thereof
AU3308699A (en) Apparatus and method for cleaning semiconductor wafers
SG65092A1 (en) Substrate processing apparatus substrate support apparatus substrate processing method and substrate fabrication method
SG71182A1 (en) Substrate processing apparatus substrate support apparatus substrate processing method and substrate manufacturing method
EP0999012A3 (en) Method and apparatus for polishing substrate
AU9296098A (en) In situ plasma wafer bonding method
AU7970398A (en) Method and apparatus for chip placement
SG67516A1 (en) Semiconductor device and its manufacturing method
AU4726397A (en) Semiconductor device and method for manufacturing the same
EP1014453A4 (en) Semiconductor device and method for manufacturing the same
GB2328216B (en) Cleaning composition for manufacturing semiconductor devices and method for manufacturing semiconductor devices thereby
GB2332757B (en) Development system for manufacturing semiconductor devices and controlling method thereof
SG63826A1 (en) Substrate processing apparatus and method

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)