GB9319625D0 - A processor arrangement with memory management - Google Patents
A processor arrangement with memory managementInfo
- Publication number
- GB9319625D0 GB9319625D0 GB939319625A GB9319625A GB9319625D0 GB 9319625 D0 GB9319625 D0 GB 9319625D0 GB 939319625 A GB939319625 A GB 939319625A GB 9319625 A GB9319625 A GB 9319625A GB 9319625 D0 GB9319625 D0 GB 9319625D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- memory management
- processor arrangement
- processor
- arrangement
- management
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/0623—Address space extension for memory modules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9319625A GB2282470B (en) | 1993-09-23 | 1993-09-23 | A processor arrangement with memory management |
HK98106258A HK1007242A1 (en) | 1993-09-23 | 1998-06-24 | A processor arrangement with memory management |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9319625A GB2282470B (en) | 1993-09-23 | 1993-09-23 | A processor arrangement with memory management |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9319625D0 true GB9319625D0 (en) | 1993-11-10 |
GB2282470A GB2282470A (en) | 1995-04-05 |
GB2282470B GB2282470B (en) | 1997-12-24 |
Family
ID=10742396
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9319625A Expired - Fee Related GB2282470B (en) | 1993-09-23 | 1993-09-23 | A processor arrangement with memory management |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2282470B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19640316A1 (en) * | 1996-09-30 | 1998-04-02 | Siemens Ag | Circuit arrangement with a microprocessor and a stack |
US6681239B1 (en) | 1996-12-23 | 2004-01-20 | International Business Machines Corporation | Computer system having shared address space among multiple virtual address spaces |
US7061821B2 (en) * | 1998-10-20 | 2006-06-13 | International Business Machines Corporation | Address wrap function for addressable memory devices |
US11561898B1 (en) * | 2021-10-25 | 2023-01-24 | Arm Limited | Address expansion |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4368514A (en) * | 1980-04-25 | 1983-01-11 | Timeplex, Inc. | Multi-processor system |
-
1993
- 1993-09-23 GB GB9319625A patent/GB2282470B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
GB2282470B (en) | 1997-12-24 |
GB2282470A (en) | 1995-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2296353B (en) | A cache memory with reduced request-blocking. | |
GB9302118D0 (en) | A cached processor | |
GB9306248D0 (en) | A handsafe arrangement | |
AU122157S (en) | A cassette | |
GB9312741D0 (en) | Nitwork management | |
GB9110062D0 (en) | A computer case | |
GB2278918B (en) | A spirit level | |
AU119102S (en) | A cassette | |
EP0595251A3 (en) | A serial access memory. | |
AU119371S (en) | A cassette | |
AU121173S (en) | A computer | |
GB9325747D0 (en) | Data storage arrangement | |
GB2282470B (en) | A processor arrangement with memory management | |
AU119418S (en) | A brief | |
GB9400105D0 (en) | A body-harness | |
EP0653761A3 (en) | A serial access memory. | |
AU121174S (en) | A computer | |
EP0464550A3 (en) | A computer system having storage devices | |
IL110353A0 (en) | A computer assembly | |
HK1007242A1 (en) | A processor arrangement with memory management | |
GB2282583B (en) | A line arrangement | |
EP0495162A3 (en) | Storage management | |
HK1013471A1 (en) | Computer with a proof function | |
GB9303457D0 (en) | Storage unit | |
AU123913S (en) | A battery |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20010923 |