GB8901247D0 - Cache memory apparatus - Google Patents

Cache memory apparatus

Info

Publication number
GB8901247D0
GB8901247D0 GB898901247A GB8901247A GB8901247D0 GB 8901247 D0 GB8901247 D0 GB 8901247D0 GB 898901247 A GB898901247 A GB 898901247A GB 8901247 A GB8901247 A GB 8901247A GB 8901247 D0 GB8901247 D0 GB 8901247D0
Authority
GB
United Kingdom
Prior art keywords
cache memory
memory apparatus
cache
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB898901247A
Other versions
GB2214336A (en
GB2214336B (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of GB8901247D0 publication Critical patent/GB8901247D0/en
Publication of GB2214336A publication Critical patent/GB2214336A/en
Application granted granted Critical
Publication of GB2214336B publication Critical patent/GB2214336B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846Cache with multiple tag or data arrays being simultaneously accessible
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0842Multiuser, multiprocessor or multiprocessing cache systems for multiprocessing or multitasking
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12Replacement control
    • G06F12/121Replacement control using replacement algorithms
    • G06F12/126Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G06F12/127Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning using additional replacement algorithms
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60Details of cache memory
    • G06F2212/601Reconfiguration of cache memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
GB8901247A 1988-01-21 1989-01-20 Cache memory apparatus Expired - Fee Related GB2214336B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63011224A JPH0727492B2 (en) 1988-01-21 1988-01-21 Buffer storage

Publications (3)

Publication Number Publication Date
GB8901247D0 true GB8901247D0 (en) 1989-03-15
GB2214336A GB2214336A (en) 1989-08-31
GB2214336B GB2214336B (en) 1992-09-23

Family

ID=11771987

Family Applications (2)

Application Number Title Priority Date Filing Date
GB8901247A Expired - Fee Related GB2214336B (en) 1988-01-21 1989-01-20 Cache memory apparatus
GB9200747A Expired - Fee Related GB2250114B (en) 1988-01-21 1992-01-14 Multiple data processing system

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB9200747A Expired - Fee Related GB2250114B (en) 1988-01-21 1992-01-14 Multiple data processing system

Country Status (2)

Country Link
JP (1) JPH0727492B2 (en)
GB (2) GB2214336B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5553262B1 (en) * 1988-01-21 1999-07-06 Mitsubishi Electric Corp Memory apparatus and method capable of setting attribute of information to be cached
JPH01233537A (en) * 1988-03-15 1989-09-19 Toshiba Corp Information processor provided with cache memory
JPH0951997A (en) * 1995-08-11 1997-02-25 Sookoo Kk Tool for drying wash
GB2311880A (en) * 1996-04-03 1997-10-08 Advanced Risc Mach Ltd Partitioned cache memory
GB9727485D0 (en) * 1997-12-30 1998-02-25 Sgs Thomson Microelectronics Processing a data stream
US6732234B1 (en) 2000-08-07 2004-05-04 Broadcom Corporation Direct access mode for a cache
US6748492B1 (en) 2000-08-07 2004-06-08 Broadcom Corporation Deterministic setting of replacement policy in a cache through way selection
US6848024B1 (en) 2000-08-07 2005-01-25 Broadcom Corporation Programmably disabling one or more cache entries
US6748495B2 (en) 2001-05-15 2004-06-08 Broadcom Corporation Random generator
US7266587B2 (en) 2002-05-15 2007-09-04 Broadcom Corporation System having interfaces, switch, and memory bridge for CC-NUMA operation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4136386A (en) * 1977-10-06 1979-01-23 International Business Machines Corporation Backing store access coordination in a multi-processor system
US4228503A (en) * 1978-10-02 1980-10-14 Sperry Corporation Multiplexed directory for dedicated cache memory system
US4264953A (en) * 1979-03-30 1981-04-28 Honeywell Inc. Virtual cache
DE3380645D1 (en) * 1982-12-28 1989-11-02 Ibm Method and apparatus for controlling a single physical cache memory to provide multiple virtual caches
JPS59213084A (en) * 1983-05-16 1984-12-01 Fujitsu Ltd Buffer store control system
JPS61199137A (en) * 1985-02-28 1986-09-03 Yokogawa Electric Corp Microprocessor unit
US4853846A (en) * 1986-07-29 1989-08-01 Intel Corporation Bus expander with logic for virtualizing single cache control into dual channels with separate directories and prefetch for different processors
JPS63257853A (en) * 1987-04-03 1988-10-25 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Cash memory system

Also Published As

Publication number Publication date
GB2250114B (en) 1992-09-23
JPH01187650A (en) 1989-07-27
GB2214336A (en) 1989-08-31
GB9200747D0 (en) 1992-03-11
GB2250114A (en) 1992-05-27
JPH0727492B2 (en) 1995-03-29
GB2214336B (en) 1992-09-23

Similar Documents

Publication Publication Date Title
EP0455230A3 (en) Cache memory apparatus
EP0412245A3 (en) Cache memory
EP0412247A3 (en) Cache memory system
EP0450285A3 (en) Cache memory
EP0574094A3 (en) Memory devices
EP0415546A3 (en) Memory device
EP0284751A3 (en) Cache memory
EP0372920A3 (en) Volcanising apparatus
GB2214336B (en) Cache memory apparatus
EP0432524A3 (en) Cache memory architecture
EP0364666A3 (en) Fuze-setting apparatus
GB2248322B (en) Memory apparatus
GB8807020D0 (en) Data-processing apparatus
GB2214669B (en) Cache memory
EP0322888A3 (en) Cache memory device
GB8820326D0 (en) Bubble-producing apparatus
GB8827276D0 (en) Apparatus
GB8821277D0 (en) Flicker-fusion apparatus
EP0332911A3 (en) Local memory fast selecting apparatus
GB8810672D0 (en) Information-supplying apparatus
HK1017577A1 (en) Memory device
GB2214670B (en) Cache system
GB2231694B (en) Memory arrangement
EP0283223A3 (en) Memory unit
GB8828752D0 (en) Draughting apparatus

Legal Events

Date Code Title Description
746 Register noted 'licences of right' (sect. 46/1977)

Effective date: 19951108

PCNP Patent ceased through non-payment of renewal fee

Effective date: 20000120