GB2617176B - Method and circuit for performing error detection on a clock gated register signal - Google Patents

Method and circuit for performing error detection on a clock gated register signal Download PDF

Info

Publication number
GB2617176B
GB2617176B GB2204690.8A GB202204690A GB2617176B GB 2617176 B GB2617176 B GB 2617176B GB 202204690 A GB202204690 A GB 202204690A GB 2617176 B GB2617176 B GB 2617176B
Authority
GB
United Kingdom
Prior art keywords
circuit
error detection
performing error
register signal
clock gated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
GB2204690.8A
Other versions
GB202204690D0 (en
GB2617176A (en
Inventor
Nazar Faizan
Rovers Kenneth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Imagination Technologies Ltd
Original Assignee
Imagination Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imagination Technologies Ltd filed Critical Imagination Technologies Ltd
Priority to GB2204690.8A priority Critical patent/GB2617176B/en
Publication of GB202204690D0 publication Critical patent/GB202204690D0/en
Priority to EP23162432.1A priority patent/EP4254193A1/en
Priority to EP23162433.9A priority patent/EP4254194A1/en
Priority to CN202310280192.5A priority patent/CN116893926A/en
Priority to US18/193,509 priority patent/US12061233B2/en
Priority to US18/193,446 priority patent/US20230384374A1/en
Publication of GB2617176A publication Critical patent/GB2617176A/en
Application granted granted Critical
Publication of GB2617176B publication Critical patent/GB2617176B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Detection And Correction Of Errors (AREA)
GB2204690.8A 2022-03-31 2022-03-31 Method and circuit for performing error detection on a clock gated register signal Active GB2617176B (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
GB2204690.8A GB2617176B (en) 2022-03-31 2022-03-31 Method and circuit for performing error detection on a clock gated register signal
EP23162432.1A EP4254193A1 (en) 2022-03-31 2023-03-16 Method and circuit for performing error detection on a clock gated register signal
EP23162433.9A EP4254194A1 (en) 2022-03-31 2023-03-16 Method and circuit for performing error detection on a clock gated register signal
CN202310280192.5A CN116893926A (en) 2022-03-31 2023-03-21 Method and circuit for performing error detection on clock gating register signals
US18/193,509 US12061233B2 (en) 2022-03-31 2023-03-30 Method and circuit for performing error detection on a clock gated register signal
US18/193,446 US20230384374A1 (en) 2022-03-31 2023-03-30 Method and circuit for performing error detection on a clock gated register signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB2204690.8A GB2617176B (en) 2022-03-31 2022-03-31 Method and circuit for performing error detection on a clock gated register signal

Publications (3)

Publication Number Publication Date
GB202204690D0 GB202204690D0 (en) 2022-05-18
GB2617176A GB2617176A (en) 2023-10-04
GB2617176B true GB2617176B (en) 2024-07-24

Family

ID=81581577

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2204690.8A Active GB2617176B (en) 2022-03-31 2022-03-31 Method and circuit for performing error detection on a clock gated register signal

Country Status (2)

Country Link
CN (1) CN116893926A (en)
GB (1) GB2617176B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6701484B1 (en) * 2000-08-11 2004-03-02 International Business Machines Corporation Register file with delayed parity check
US8365049B2 (en) * 2008-12-15 2013-01-29 Lsi Corporation Soft-error detection for electronic-circuit registers

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6701484B1 (en) * 2000-08-11 2004-03-02 International Business Machines Corporation Register file with delayed parity check
US8365049B2 (en) * 2008-12-15 2013-01-29 Lsi Corporation Soft-error detection for electronic-circuit registers

Also Published As

Publication number Publication date
CN116893926A (en) 2023-10-17
GB202204690D0 (en) 2022-05-18
GB2617176A (en) 2023-10-04

Similar Documents

Publication Publication Date Title
GB202204692D0 (en) Method and circuit for performing error detection on a clock gated register signal
CN1980156B (en) Method and apparatus for qualified anomaly detection
WO2003096266A3 (en) Method for improving positioned accuracy for a determined touch input
CN106385256A (en) Multi-channel parallel acquisition system with storage function and synchronous recognition function
GB2617176B (en) Method and circuit for performing error detection on a clock gated register signal
CA2514326A1 (en) Period-to-digital converter
DE60206278D1 (en) DEVICE AND METHOD FOR DETECTING STATUS INDICATORS
EP1673872A4 (en) Method and apparatus for accurately detecting validity of a received signal
KR101240798B1 (en) Apparatus for real time clock frequency offset detection and method thereof
ATE363781T1 (en) DEVICE AND METHOD FOR EYE PATTERN MEASURING A DIGITAL SIGNAL
US20090070619A1 (en) Multi-cycle path information verification method and multi-cycle path information verification device
US10128828B2 (en) Synchronous, internal clock edge alignment for integrated circuit testing
EP3891893A4 (en) Register circuit with detection of data events, and method for detecting data events in a register circuit
US5901061A (en) Method of checking for races in a digital design
US7941773B2 (en) Simulation system to verify multicycle path based on circuit operational specification and circuit design specification
US3230350A (en) Skew compensating system
US7823098B1 (en) Method of designing a digital circuit by correlating different static timing analyzers
JPH07120368B2 (en) Crosstalk noise analysis method
CN112416054B (en) Method for testing cross-clock-domain signal synchronization of FPGA design
US6111898A (en) Method of establishing when to propagate the output of a multiplexer
JP3942728B2 (en) Defect inspection method and apparatus for printed matter
GB2612073B (en) Apparatus and method for providing a wake-up signal
US20140068122A1 (en) Method, system and processor-readable media for ascertaining a maximum number of contiguous bits of logical ones or zeros within a parallel word of arbitrary width
JP2009069036A (en) Printed circuit board failure analysis system
JP4578024B2 (en) Timing verification device