GB2459311A - Cosine wave DAC for direct digital synthesis - Google Patents

Cosine wave DAC for direct digital synthesis Download PDF

Info

Publication number
GB2459311A
GB2459311A GB0807188A GB0807188A GB2459311A GB 2459311 A GB2459311 A GB 2459311A GB 0807188 A GB0807188 A GB 0807188A GB 0807188 A GB0807188 A GB 0807188A GB 2459311 A GB2459311 A GB 2459311A
Authority
GB
United Kingdom
Prior art keywords
digital
dac
pattern
cosinusoidal
direct digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB0807188A
Other versions
GB0807188D0 (en
Inventor
Peter Henry Saul
Andrew Peter Saul
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to GB0807188A priority Critical patent/GB2459311A/en
Publication of GB0807188D0 publication Critical patent/GB0807188D0/en
Publication of GB2459311A publication Critical patent/GB2459311A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/664Non-linear conversion not otherwise provided for in subgroups of H03M1/66
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02Digital function generators
    • G06F1/022Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/742Simultaneous conversion using current sources as quantisation value generators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/78Simultaneous conversion using ladder network
    • H03M1/785Simultaneous conversion using ladder network using resistors, i.e. R-2R ladders
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/68Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • H03M1/682Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type
    • H03M1/685Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type the quantisation value generators of both converters being arranged in a common two-dimensional array

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

A direct digital synthesiser DDS includes a digital to analogue converter 7 which has a cosinusoidal internal characteristic such that the digital output of a digital accumulator is converted into analogue form with a cosinusoidal waveform, without the requirement of a ROM. The DAC may comprise a resistor ladder or current source combination where the values of the resistors/current sources follow a cosine pattern such that the output analogue voltage from the DAC is equal to the cosine of the input digital word. Alternatively, a sine pattern could be used for the DAC.

Description

Sine Wave DAC for Direct Frequency Synthesis This invention shows a Direct Digital Synthesiser (DDS) using a sine wave Digital to Analogue Converter (DAC) to replace the Read Only Memory (ROM) in conventional DDS devices.
The Direct Digital Synthesiser (DDS) approach has been used for at least 30 years in specialist applications. The known system uses a digital accumulator, a Read Only Memory (ROM) and a linear Digital to Analogue Converter (DAC) as in figure 1. This has the disadvantage that the ROM access time limits the speed of operation in many implementations of this approach.
The present invention shows that a DAC may be designed such that it responds to the accumulator code in a non linear way, specifically in the form of a cosine wave. Thus a DDS may be built with a digital accumulator and a DAC only. This saves chip area and power consumption. This invention shows that the DAC may be made in a more accurate form than a conventional DAC and with a lower level of spurious output signals.
Preferably, the DAC has a cosine wave pattern of resistors in the structure.
Preferably, the DAC has one resistor element per least significant bit.
Preferably, the accumulator and DAC are on the same chip.
The invention will now be described solely by way of example and with reference to the accompanying drawings in which: Figure 1 shows a direct digital synthesiser according to prior art.
Figure 2 shows a direct digital synthesiser according to this invention Figure 3 shows a detail of a direct digital synthesiser according to this invention Figure 1 shows a conventional Direct Digital Synthesiser. A digital programming word 3 is applied to a digital accumulator 2. Data is clocked out of the accumulator under control of an externally supplied Clock Input 1. This digital word is passed through lines 4 to the Read Only Memory 5. The data is linearly related to the programming word. The Read Only Memory 5 converts the output into a sine wave in digital form. This is passed by lines 6 to the Digital to Analogue Converter 7. The DAC converts the digital sine wave to an analogue equivalent 8.
Figure 2 shows an embodiment of this invention. It is similar to Figure 1 at the top level, but the ROM is omitted because the DAC includes bit sizes which are related to a cosine wave form. A digital programming word 3 is applied to a digital accumulator 2. Data is clocked out of the accumulator under control of an externally supplied Clock Input 1.
This digital word is passed through lines 4 to the DAC 7. The data is linearly related to the programming word. The DAC 7, which operates in a cosinusoidal mannar, converts the digital input to an analogue output 8.
Figure 3 shows a detail of a simplified version of this invention. All of the circuit blocks 9 to 16 are required in the DAC. The digital accumulator can be provided using standard techniques. The blocks 9 and 10 are digital address generators. These provide an address into the array through connections not shown here. For an 8 bit DAC these are required to have 16 X and 16 Y address points. The array for an 8 bit DAC has 256 of the blocks 15 in a 16 X 16 arrangement. Other arrangements could be used. For 12 bits the corresponding figures are 64 X and 64Y, with 4096 blocks 15. Unequal combinations could be used. The blocks 15 consist of a switching arrangement and a resistor. All the resistors in the blocks 15 are in series. The switching signals from 9 and 10 cause one of the blocks 15 to connect at its output from the series resistor ladder to the output common point 13. The resistor ladder consisting of the blocks 15 is connected across an accurate reference voltage at the points 11 and 12. Thus the resistor ladder is connected across a reference voltage at Ii and 12 and at any time a unique point on the resistor ladder is connected to the output under digital control. The values of the resistors in the blocks 15 differ across the array. At the ends of the resistor chain, i.e. close to point 11 or point 12 the resistors are relatively low in value. At a point in the centre of the chain 16 the resistors are relatively high. The actual values chosen follow a cosine pattern such that the output analogue voltage from the DAC is equal to the cosine of the input digital word.
Thus the DAC output under control of the accumulator is a cosirwsoid without the requirement for a ROM. An additional advantage of this invention is that even if individual resistors are in error by substantial amounts, the accuracy of the whole remains
acceptable.
The DDS is preferably designed in a Complementary Metal Oxide Semiconductor (CMOS) technology.
Figure 4 shows the chip powered only by the clock input signal as in copending application "Power scavenging supply for semiconductor circuits". The DDS may be powered by the input clock waveform only for low power applications. The clock input is typically I volt rms, 3V peak to peak. This feeds to the chip input connection. In figure 4 the input clock is at 17. Input diodes 19 and 20 on the chip convert part of the clock waveform to a DC supply which powers the chip through rails 23 and 24. A coupling capacitor 18 takes the signal to the DDS block 21. A capacitor 22 smoothes the supply. The clock input which powers the chip may be at a frequency limited only by the technology of the DDS block 21.

Claims (9)

  1. Claims 1) A Direct Digital Synthesiser with a Cosinusoidal Digital to Analogue converter.
  2. 2) A Digital to Analogue converter where the bit size is determined by a resistor ladder having unequal resistors in a cosinusoidal pattern.
  3. 3) A Direct Digital Synthesiser where a single bit in a resistor ladder of cosinusoidal pattern as in 2 above is electrically switched to the output line.
  4. 4) A Direct Digital Synthesiser as in I where the bit pattern is sinusoidal.
  5. 5) A DDS where the chip is powered from the clock drive signal only.
  6. 6) A Digital to Analogue converter where the bit size is determined by a resistor ladder having unequal resistors in a sinusoidal pattern.
  7. 7) A Direct Digital Synthesiser where a single bit in a resistor ladder of sinusoidal pattern as in 2 above is electrically switched to the output line.
  8. 8) A Digital to Analogue converter where the bit size is determined by a current source combination having unequal currents in a cosinusoidal pattern.
  9. 9) A Digital to Analogue converter where the bit size is determined by a current source combination having unequal currents in a sinusoidal pattern.
GB0807188A 2008-04-19 2008-04-19 Cosine wave DAC for direct digital synthesis Withdrawn GB2459311A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB0807188A GB2459311A (en) 2008-04-19 2008-04-19 Cosine wave DAC for direct digital synthesis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0807188A GB2459311A (en) 2008-04-19 2008-04-19 Cosine wave DAC for direct digital synthesis

Publications (2)

Publication Number Publication Date
GB0807188D0 GB0807188D0 (en) 2008-05-21
GB2459311A true GB2459311A (en) 2009-10-21

Family

ID=39472417

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0807188A Withdrawn GB2459311A (en) 2008-04-19 2008-04-19 Cosine wave DAC for direct digital synthesis

Country Status (1)

Country Link
GB (1) GB2459311A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2314708A (en) * 1996-06-27 1998-01-07 Motorola Ltd Direct digital synthesiser
US5841384A (en) * 1994-08-18 1998-11-24 Hughes Electronics Non-linear digital-to-analog converter and related high precision current sources

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5841384A (en) * 1994-08-18 1998-11-24 Hughes Electronics Non-linear digital-to-analog converter and related high precision current sources
GB2314708A (en) * 1996-06-27 1998-01-07 Motorola Ltd Direct digital synthesiser

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
"A 10GHz Nonlinear Cosine-Weighted Digital-to-Analog Converter For High Speed Direct Digital Synthesis" [DAYU ET AL] 2004. Retrieved from the internet on the 08-09-08 via: http://ieeexplore.ieee.org/iel5/9619/30396/01398170.pdf?tp=&isnumber=&arnumber=1398170 *
"Direct Digital Synthesizer with Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology" [TURNER ET AL] 2006. Retrieved from the internet on the 08-09-08 via: http://ieeexplore.ieee.org/iel5/4/35952/01703683.pdf *
"Ultra High Speed Direct Digital Synthesizer Using InP DHBT Technology" [GUTIERREZ-AITKEN ET AL]. 2001. Retrieved from the internet on the 08-09-08 via: http://ieeexplore.ieee.org/iel5/7629/20818/00964391.pdf *

Also Published As

Publication number Publication date
GB0807188D0 (en) 2008-05-21

Similar Documents

Publication Publication Date Title
US6122284A (en) Multidrop analog signal bus
US7248192B2 (en) Digital to analog converter and a ground offset compensation circuit
US20090002212A1 (en) Digital-to-Analogue Converter System with Increased Performance
JPH0239136B2 (en)
US6037889A (en) Method to enhance the speed and improve the integral non-linearity matching of multiple parallel connected resistor string based digital-to-analog converters
GB2459311A (en) Cosine wave DAC for direct digital synthesis
NO20076329L (en) Electronic circuit arrangement for control formal
WO2004068708A3 (en) An integrated circuit signal generator for generating an square wave output signal
US10483994B2 (en) Kickback compensation for a capacitively driven comparator
EP3696983A1 (en) Analog to digital converter
US6999016B2 (en) D/A converter and semiconductor device
US7064699B2 (en) Current cell matrix type digital-to-analog converter
US6798370B1 (en) Parallel A/D converter
US6812874B1 (en) Method and apparatus for processing analog signal
US20010038308A1 (en) Semiconductor integrated circuit, operating state detector, and electronic equipment
EP0681372A1 (en) Digital-to-analog conversion circuit and analog-to-digital conversion device using the circuit
US10659070B2 (en) Digital to analog converter device and current control method
US7960985B2 (en) Identification of integrated circuit
CN1128502C (en) An oversampling DA converter
US6822599B2 (en) Integrated circuit and A/D conversion circuit
JPS62265809A (en) Reference voltage generating circuit
Wikner et al. D/A conversion with linear-coded weights
JP3945364B2 (en) Individual identification code creation method and circuit
US8321694B2 (en) Power supply circuit for south bridge chip
KR19990059520A (en) Reference voltage regulator of analog / digital converter

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)