GB2271449B - Method of processing data representative of a colour image - Google Patents

Method of processing data representative of a colour image

Info

Publication number
GB2271449B
GB2271449B GB9319987A GB9319987A GB2271449B GB 2271449 B GB2271449 B GB 2271449B GB 9319987 A GB9319987 A GB 9319987A GB 9319987 A GB9319987 A GB 9319987A GB 2271449 B GB2271449 B GB 2271449B
Authority
GB
United Kingdom
Prior art keywords
processing data
data representative
colour image
colour
image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9319987A
Other versions
GB2271449A (en
GB9319987D0 (en
Inventor
Shohzoh Ishibashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Publication of GB9319987D0 publication Critical patent/GB9319987D0/en
Publication of GB2271449A publication Critical patent/GB2271449A/en
Application granted granted Critical
Publication of GB2271449B publication Critical patent/GB2271449B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4009Coupling between buses with data restructuring
    • G06F13/4018Coupling between buses with data restructuring with data-width conversion
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4096Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Image Input (AREA)
  • Storing Facsimile Image Data (AREA)
GB9319987A 1992-09-29 1993-09-28 Method of processing data representative of a colour image Expired - Fee Related GB2271449B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4283898A JPH06111010A (en) 1992-09-29 1992-09-29 Dram and controller

Publications (3)

Publication Number Publication Date
GB9319987D0 GB9319987D0 (en) 1993-11-17
GB2271449A GB2271449A (en) 1994-04-13
GB2271449B true GB2271449B (en) 1996-09-04

Family

ID=17671618

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9319987A Expired - Fee Related GB2271449B (en) 1992-09-29 1993-09-28 Method of processing data representative of a colour image

Country Status (3)

Country Link
US (1) US5630106A (en)
JP (1) JPH06111010A (en)
GB (1) GB2271449B (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10200716A (en) * 1997-01-14 1998-07-31 Toshiba Corp Image transfer system and image forming device
US5900021A (en) * 1997-04-04 1999-05-04 United Memories, Inc. Pad input select circuit for use with bond options
JP3189727B2 (en) * 1997-04-15 2001-07-16 日本電気株式会社 Packet-type memory LSI with built-in coprocessor, memory system using the same, and control method therefor
KR100459391B1 (en) * 1997-10-24 2005-02-07 엘지전자 주식회사 Device for controlling access timing of dram of different types using programmable wait cycle
KR100272171B1 (en) 1998-08-19 2000-12-01 윤종용 Data input/output system reducing power consumption and input/output method using the same
US6404660B1 (en) * 1999-12-23 2002-06-11 Rambus, Inc. Semiconductor package with a controlled impedance bus and method of forming same
US6732203B2 (en) * 2000-01-31 2004-05-04 Intel Corporation Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus
US6734866B1 (en) * 2000-09-28 2004-05-11 Rockwell Automation Technologies, Inc. Multiple adapting display interface
US7117376B2 (en) * 2000-12-28 2006-10-03 Intel Corporation Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations
US7610447B2 (en) * 2001-02-28 2009-10-27 Rambus Inc. Upgradable memory system with reconfigurable interconnect
US6889304B2 (en) 2001-02-28 2005-05-03 Rambus Inc. Memory device supporting a dynamically configurable core organization
US20040078608A1 (en) * 2001-04-02 2004-04-22 Ruban Kanapathippillai Method and apparatus for power reduction in a digital signal processor integrated circuit
US6671212B2 (en) * 2002-02-08 2003-12-30 Ati Technologies Inc. Method and apparatus for data inversion in memory device
US6742058B2 (en) * 2002-09-27 2004-05-25 Texas Instruments Incorporated Memory controller having a multiplexer selecting either second set of input signals or converted signals from first set of input signals by a bus mode input
EP1480224A1 (en) * 2003-05-22 2004-11-24 STMicroelectronics S.r.l. A semiconductor memory with a multiprotocol serial communication interface
KR100475125B1 (en) * 2003-06-21 2005-03-14 삼성전자주식회사 Movable storage apparatus capable of freely changing width of data bus and method for setting width of data bus of the same
US7646649B2 (en) * 2003-11-18 2010-01-12 International Business Machines Corporation Memory device with programmable receivers to improve performance
US20050132112A1 (en) * 2003-12-10 2005-06-16 Pawlowski J. T. I/O energy reduction using previous bus state and I/O inversion bit for bus inversion
US7171508B2 (en) * 2004-08-23 2007-01-30 Micron Technology, Inc. Dual port memory with asymmetric inputs and outputs, device, system and method
DE102005013238B4 (en) 2005-03-22 2015-07-16 Infineon Technologies Ag Method and device for transferring adjustment information for data interface drivers of a RAM module
KR100780955B1 (en) * 2006-08-14 2007-12-03 삼성전자주식회사 Memory system using data inversion scheme
EP2741917B1 (en) 2011-08-12 2019-05-22 R. R. Donnelley & Sons Company Apparatus and method for disposing inkjet cartridges in a carrier
US9047981B2 (en) * 2012-12-21 2015-06-02 Advanced Micro Devices, Inc. Bit-flipping in memories

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0156316A2 (en) * 1984-03-24 1985-10-02 Kabushiki Kaisha Toshiba Memory device with data access control
EP0163209A2 (en) * 1984-06-01 1985-12-04 International Business Machines Corporation Display architecture having variable data width
EP0188059A1 (en) * 1984-10-23 1986-07-23 Fujitsu Limited Semiconductor memory device having read-modify-write configuration
EP0218523A2 (en) * 1985-09-30 1987-04-15 STMicroelectronics, Inc. programmable access memory
US4766570A (en) * 1985-06-17 1988-08-23 Hitachi, Ltd. Semiconductor memory device
GB2222471A (en) * 1988-08-29 1990-03-07 Mitsubishi Electric Corp IC card with switchable bus structure
GB2225657A (en) * 1988-12-02 1990-06-06 Ncr Co Random access memory/logic system
EP0385389A2 (en) * 1989-02-27 1990-09-05 Nec Corporation Semiconductor integrated circuit memory enabling memory write masking
CA2008669A1 (en) * 1989-05-05 1990-11-05 Edward D. Mann Multiple mode memory module

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450342A (en) * 1984-10-05 1995-09-12 Hitachi, Ltd. Memory device
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
US5307320A (en) * 1992-09-23 1994-04-26 Intel Corporation High integration DRAM controller

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0156316A2 (en) * 1984-03-24 1985-10-02 Kabushiki Kaisha Toshiba Memory device with data access control
EP0163209A2 (en) * 1984-06-01 1985-12-04 International Business Machines Corporation Display architecture having variable data width
EP0188059A1 (en) * 1984-10-23 1986-07-23 Fujitsu Limited Semiconductor memory device having read-modify-write configuration
US4766570A (en) * 1985-06-17 1988-08-23 Hitachi, Ltd. Semiconductor memory device
EP0218523A2 (en) * 1985-09-30 1987-04-15 STMicroelectronics, Inc. programmable access memory
GB2222471A (en) * 1988-08-29 1990-03-07 Mitsubishi Electric Corp IC card with switchable bus structure
GB2225657A (en) * 1988-12-02 1990-06-06 Ncr Co Random access memory/logic system
EP0385389A2 (en) * 1989-02-27 1990-09-05 Nec Corporation Semiconductor integrated circuit memory enabling memory write masking
CA2008669A1 (en) * 1989-05-05 1990-11-05 Edward D. Mann Multiple mode memory module

Also Published As

Publication number Publication date
GB2271449A (en) 1994-04-13
US5630106A (en) 1997-05-13
GB9319987D0 (en) 1993-11-17
JPH06111010A (en) 1994-04-22

Similar Documents

Publication Publication Date Title
GB2271449B (en) Method of processing data representative of a colour image
EP0565795A3 (en) Indexed processing of color image data
GB9220792D0 (en) Processing image data
EP0587397A3 (en) Image data processing
EP0590980A3 (en) Processing image data
EP0422544A3 (en) Color image data processing apparatus
EP0562596A3 (en) Color image processing method and apparatus thereof
EP0535931A3 (en) Method of changing a color in an image
EP0590994A3 (en) Processing image data
EP0559373A3 (en) Method and apparatus for processing image data
GB9223315D0 (en) Processing image data
GB9223314D0 (en) Processing image data
GB2279530B (en) An image processing apparatus for and a method of preparing data representing a colour image
GB9222767D0 (en) Processing image data
GB9219313D0 (en) Method of forming a photographic colour image
GB2266208B (en) Image data processing apparatus and method
GB2267633B (en) Analyzing image data processing operations
GB9307502D0 (en) Method of forming a photographic colour image
GB9223375D0 (en) Processing image data
EP0488028A3 (en) Color image information processing apparatus
EP0418844A3 (en) Color image information processing method
GB9220767D0 (en) Processing image data
EP0476220A3 (en) Color image information processing method
GB9220766D0 (en) Processing image data
GB9220769D0 (en) Processing image data

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19990928