GB2269938B - Method of forming self-aligned contacts in a semi-conductor process - Google Patents
Method of forming self-aligned contacts in a semi-conductor processInfo
- Publication number
- GB2269938B GB2269938B GB9320221A GB9320221A GB2269938B GB 2269938 B GB2269938 B GB 2269938B GB 9320221 A GB9320221 A GB 9320221A GB 9320221 A GB9320221 A GB 9320221A GB 2269938 B GB2269938 B GB 2269938B
- Authority
- GB
- United Kingdom
- Prior art keywords
- semi
- aligned contacts
- forming self
- conductor process
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8248—Combination of bipolar and field-effect technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8248—Combination of bipolar and field-effect technology
- H01L21/8249—Bipolar and MOS technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5221—Crossover interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7325—Vertical transistors having an emitter-base junction leaving at a main surface and a base-collector junction leaving at a peripheral surface of the body, e.g. mesa planar transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/463,290 US5112761A (en) | 1990-01-10 | 1990-01-10 | Bicmos process utilizing planarization technique |
GB9213519A GB2256527B (en) | 1990-01-10 | 1992-06-25 | Bicmos process utilizing novel planarization technique |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9320221D0 GB9320221D0 (en) | 1993-11-17 |
GB2269938A GB2269938A (en) | 1994-02-23 |
GB2269938B true GB2269938B (en) | 1994-09-07 |
Family
ID=26301127
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9320221A Expired - Fee Related GB2269938B (en) | 1990-01-10 | 1993-09-30 | Method of forming self-aligned contacts in a semi-conductor process |
GB9320220A Expired - Fee Related GB2269937B (en) | 1990-01-10 | 1993-09-30 | Process for fabricating polysilicon resistors and interconnects |
GB9320219A Expired - Fee Related GB2270420B (en) | 1990-01-10 | 1993-09-30 | Bicmos process for producing fet transistors with reduced junction capacitance |
GB9320218A Expired - Fee Related GB2270419B (en) | 1990-01-10 | 1993-09-30 | Process for forming raised interconnects in an intergrated circuit |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9320220A Expired - Fee Related GB2269937B (en) | 1990-01-10 | 1993-09-30 | Process for fabricating polysilicon resistors and interconnects |
GB9320219A Expired - Fee Related GB2270420B (en) | 1990-01-10 | 1993-09-30 | Bicmos process for producing fet transistors with reduced junction capacitance |
GB9320218A Expired - Fee Related GB2270419B (en) | 1990-01-10 | 1993-09-30 | Process for forming raised interconnects in an intergrated circuit |
Country Status (1)
Country | Link |
---|---|
GB (4) | GB2269938B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10142690A1 (en) * | 2001-08-31 | 2003-03-27 | Infineon Technologies Ag | Contacting the emitter contact of a semiconductor device |
GB2531485B (en) * | 2013-12-11 | 2016-06-22 | Ideal Power Inc | Systems and methods for bidirectional device fabrication |
US11637016B2 (en) | 2013-12-11 | 2023-04-25 | Ideal Power Inc. | Systems and methods for bidirectional device fabrication |
CN110648913A (en) * | 2019-10-11 | 2020-01-03 | 福建省福联集成电路有限公司 | Gallium arsenide-based diode device structure and manufacturing method |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4614021A (en) * | 1985-03-29 | 1986-09-30 | Motorola, Inc. | Pillar via process |
-
1993
- 1993-09-30 GB GB9320221A patent/GB2269938B/en not_active Expired - Fee Related
- 1993-09-30 GB GB9320220A patent/GB2269937B/en not_active Expired - Fee Related
- 1993-09-30 GB GB9320219A patent/GB2270420B/en not_active Expired - Fee Related
- 1993-09-30 GB GB9320218A patent/GB2270419B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
GB2270419A (en) | 1994-03-09 |
GB2270420A (en) | 1994-03-09 |
GB2270419B (en) | 1994-09-07 |
GB9320218D0 (en) | 1993-11-17 |
GB2269937A (en) | 1994-02-23 |
GB2269937B (en) | 1994-09-07 |
GB9320220D0 (en) | 1993-11-17 |
GB9320219D0 (en) | 1993-11-17 |
GB9320221D0 (en) | 1993-11-17 |
GB2270420B (en) | 1994-09-07 |
GB2269938A (en) | 1994-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0288310A3 (en) | Substrate and process for making a substrate | |
DE3571893D1 (en) | Process for forming isolation regions in a semiconductor substrate | |
EP0410385A3 (en) | Method of manufacturing a semiconductor device comprising a t-gate | |
EP0469469A3 (en) | Processing method for manufacturing a semiconductor device | |
EP0485130A3 (en) | Method for forming a metal contact | |
DE3278597D1 (en) | Process for forming self-aligned metallization patterns for semiconductor devices | |
DE3574077D1 (en) | Process for forming diffusion regions in a semiconductor substrate | |
DE3279673D1 (en) | A semiconductor device comprising a bulk-defect region and a process for producing such a semiconductor device | |
EP0237826A3 (en) | Method of making a self-aligned metallic contact | |
GB2230898B (en) | A semiconductor device and a production method thereof | |
HK41690A (en) | Process for producing a semiconductor device | |
EP0409132A3 (en) | Method of fabricating a structure having self-aligned diffused junctions | |
GB2230899B (en) | A production method of a semiconductor device | |
EP0459398A3 (en) | Manufacturing method of a channel in mos semiconductor devices | |
EP0343663A3 (en) | Vacuum interrupter contacts and process for producing the same | |
GB2269938B (en) | Method of forming self-aligned contacts in a semi-conductor process | |
EP0164737A3 (en) | A method of fabricating self-aligned regions in a substrate | |
EP0350855A3 (en) | Commutator and process for manufacturing same | |
HK1003460A1 (en) | Process of making a self-aligned contact window in integrated circuits | |
GB2237445B (en) | A semiconductor device fabrication process | |
EP0463669A3 (en) | A method of manufacturing a semiconductor device | |
GB9020484D0 (en) | A method of manufacturing a semiconductor device | |
EP0490364A3 (en) | Process for producing polyisoimide | |
SG50443A1 (en) | 4-substituted-2-hydroxybutanoates and a process for producing them | |
GB9018683D0 (en) | A method of forming a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19970110 |