GB2265486A - Display device fabrication - Google Patents
Display device fabrication Download PDFInfo
- Publication number
- GB2265486A GB2265486A GB9205278A GB9205278A GB2265486A GB 2265486 A GB2265486 A GB 2265486A GB 9205278 A GB9205278 A GB 9205278A GB 9205278 A GB9205278 A GB 9205278A GB 2265486 A GB2265486 A GB 2265486A
- Authority
- GB
- United Kingdom
- Prior art keywords
- layer
- masking
- metal
- polysilicon
- patterned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 18
- 238000000034 method Methods 0.000 claims description 43
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 37
- 229920005591 polysilicon Polymers 0.000 claims description 37
- 229910052751 metal Inorganic materials 0.000 claims description 35
- 239000002184 metal Substances 0.000 claims description 35
- 230000000873 masking effect Effects 0.000 claims description 28
- 239000000463 material Substances 0.000 claims description 22
- 238000000059 patterning Methods 0.000 claims description 16
- 238000000151 deposition Methods 0.000 claims description 12
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 11
- 239000004642 Polyimide Substances 0.000 claims description 10
- 229920001721 polyimide Polymers 0.000 claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 9
- 239000000758 substrate Substances 0.000 claims description 8
- 238000002161 passivation Methods 0.000 claims description 7
- 239000004973 liquid crystal related substance Substances 0.000 claims description 6
- 239000011159 matrix material Substances 0.000 claims description 6
- 239000010409 thin film Substances 0.000 claims description 6
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 5
- 239000004411 aluminium Substances 0.000 claims description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 5
- 239000001257 hydrogen Substances 0.000 claims description 5
- 229910052739 hydrogen Inorganic materials 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 238000005984 hydrogenation reaction Methods 0.000 claims description 4
- 239000002019 doping agent Substances 0.000 claims description 2
- 238000005468 ion implantation Methods 0.000 claims description 2
- 239000011819 refractory material Substances 0.000 claims description 2
- 230000008021 deposition Effects 0.000 claims 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000010408 film Substances 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2202/00—Materials and properties
- G02F2202/10—Materials and properties semiconductor
- G02F2202/104—Materials and properties semiconductor poly-Si
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Description
2265486 C Display Devices This invention relates to display devices, and
particularly to liquid crystal display matrices which employ an active cell-switching device at each pixel.
Active matrix displays employ such electrically-active elements at each pixel in order to effect better switching speed, better contrast and larger viewing angle than is achievable with simple multiplexed displays. There are various technologies for implementing active matrix displays and these vary in terms of the overall display performance they offer and the complexity, and therefore the cost, of manufacture. Simple technologies, such as those based on Metal Insulator Metal (MIM) devices, are very attractive for applications such as alphagraphic computer displays, since they can be accomplished with as few as two masking levels. However, there are various limitations associated with these simpler technologies which make them unsuitable for larger displays, which also require fine resolution and video speed capability.
It is therefore necessary to employ more complex technologies based on, for example, amorphous silicon diodes, amorphous silicon thin film transistors and polysilicon thin film transistors. Such technologies suffer from the disadvantage of requiring at least four masking levels for manufacture of the display backplane, and even six or eight levels for displays larger 1 ' than about 15cms x 15cms. Due to their overall complexity and the fact that they use double-layer metal structures, the yield of displays manufactured by such processes is low.
The use of polysilicon technology has advantages over the use of other technologies, and in particular over amorphous silicon thin film transistor technology, in that polysilicon devices are more stable when subjected to heat and/or light, and greater yields and better performance are achievable, due to the provision of the very small, self-aligned active elements which can be provided by virtue of the high electrical mobility and the type of processing techniques, such as ion implantation, which are applicable to the polysilicon material.
The use of polysilicon technology therefore offers advantages in the manufacture of, for example, large high-resolution computer displays. However, the known polysilicon manufacturing processes involve the use of six to eight masking levels during the manufacture of a display.
For example, the display architecture described in our British Patent Application No. 8926960.9 enables very much higher fabrication yields to be achieved, by eliminating metal cross-overs and by preventing a gate fault in a pixel drive transistor from affecting other pixels. However, the existing processes for implementing the fabrication have the abovementioned disadvantage of requiring six to eight masking levels.
It is an object of the present invention to provide an improved display fabrication method which involves fewer masking levels.
According to one aspect of the invention there is provided a method of fabricating a patterned layer structure, wherein a first layer supported by a substrate is patterned by use of a patterned layer of masking material located over said first layer; a second layer is deposited on the layer of masking material; and the second layer is patterned by removal of the layer of masking material with unwanted portions of the second layer attached thereto.
According to another aspect of the invention there is provided a method of fabricating a layered backplane structure for a liquid crystal display, including the steps of forming a first layer of polysilicon on a substrate; patterning the first polysilicon layer using a first masking and etching process; depositing a dielectric layer over the first polysilicon layer; depositing a metal layer over the dielectric layer; patterning the metal layer using a second masking and etching process; depositing a passivating layer over the metal layer; providing a patterned third masking layer over the passivating layer; patterning the passivating layer using the third masking layer; depositing an electrically-conductive layer over the third masking layer; and patterning the conductive layer by removing the third masking layer with unwanted portions of the conductive layer attached thereto.
An embodiment of the invention will now be described, by way of example, with reference to the accompanying drawings, in which Figures 1-5 are schematic plan views showing successive stages in the fabrication of a portion of a liquid crystal display, Figure 6 is an enlarged view of part of Figure 5, and Figures 7-9 are schematic plan views showing stages in an alternative fabrication process.
Referring to Figure 1 of the drawings, a substrate 1 formed of glass or other suitable transparent material is cleaned and annealed, and a layer 3 of a barrier material, such as silicon dioxide, is deposited thereover by, for example, chemical vapour deposition.
A layer of POlYsilicon is then deposited on the layer 3.
The polysilicon may be deposited by a process and u ' sing an apparatus such as described in our British Patent Applications Nos. 2,193,976 and 2, 213,835. The polysilicon layer is then enhanced by depositing a layer of silicon dioxide thereon, preferably by a chemical vapour deposition process, and annealing the device in oxygen, or in a non-reactive gas, at a temperature of at least 5951C for a period of up to 48 hours. The silicon dioxide layer is then removed.
The polysilicon layer is then patterned by conventional photo-etching techniques, using a first mask. The photo-etching process results in polysilicon regions 5,7,9,11 and 13 remaining, but the rest of the polysilicon layer removed.
A gate dielectric layer is then deposited or grown over the polysilicon regions. The layer may be, for example, 800-12000A thick, and is preferably formed of silicon dioxide. The silicon dioxide may be densified, before the next process step by, for example, using a suitable thermal annealing process.
0 A metal layer, for example of thickness 3000A to Llym, is then deposited over the existing layers and is patterned by a photo-etch process, using a second mask. Metal portions 15,17,19,21,23 and 25 (Figure 2) are left when the process has been completed, the remainder of the metal layer having been removed. The portions 19,21 and 23 form transistor gate electrodes, and the portions 15 and 17 provide the main current-carrying capability for tracks 27 and 29, which also include the polysilicon regions 5 and 9. The metal layer may be formed of, for example, a refractory material such as chromium, tantalum, molybdenum, tungsten or titanium. Alternatively, the proposed metal-only layer may be replaced by a thin polysilicon layer (e.g. less than 2500A thick) followed by a layer of any of the above-mentioned metals. The polysilicon layer will interface with the underlying gate dielectric layer and thereby improve the performance of the completed device.
The areas of polysilicon which are not protected by the metal portions 1525 are then ion implanted with a suitable dopant, such as phosphorus. This step may be improved by retaining the resist employed during the previous patterning step so that the resist prevents implantation of phosphorus in the metal portions. Any remaining resist material is then removed, and the device is annealed at a temperature for example in excess of 5800C for at least 5 hours in a nitrogen atmosphere.
An electrically-passivating layer is then deposited overall. This layer may be of, for example, silicon nitride. A third mask is used in patterning the silicon nitride layer. This C mask is preferably formed of polyimide, which may be photosensitive or may itself be patterned with an overlay of other photolithographic resist material. Other masking materials may be used, provided that they fulfil the requirements of (a) high-temperature stability (e.g. 350 - 450'C), (b) absence of contamination of semiconductor materials, and (c) the ability to be lifted off in a subsequent processing step. The silicon nitride and the underlying gate dielectric layer are then etched, preferably using a dry etching technique, to uncover an area 31 (Figure 3) on which a layer of indium tin oxide is to be deposited in a later process step, areas 33 and 35 at the positions of the tracks 27 and 29, and an area 37 around the metal layer portion 25 and around the free end 39 of the polysilicon layer portion 7. Any remaining resist material is then removed, but the patterned polyimide masking layer is retained intact.
A thin layer of metal is then deposited over the whole of the substrate. The metal layer is preferably a layer of pure 0 aluminium and is, for example, 100500A thick. It may be deposited by, for example, an evaporation process or a sputtering process. Alternatively the layer may be formed of an aluminium/silicon alloy. The device is then annealed at a temperature in the range 350-450% and for a period from 1. hour to many hours depending on the characteristics required for the device. The annealing process serves to dope the exposed silicon areas with aluminium to ensure that those areas make good electrical contact with an indium tin oxide film which is to be deposited thereover. The annealing process also causes hydrogenation of the thin film transistor device by hydrogen evolved from the silicon nitride film. The hydrogen is incorporated in the silicon nitride film during the plasma-assisted chemical vapour deposition process, which employs gases containing hydrogen. The hydrogen is driven out of the film due to the heating above 3500C. Any unalloyed aluminium is then removed using a blanket wet or dry etching technique.
Referring to Figure 4, a film of indium tin oxide is then deposited over the layer structure. This film is then patterned by i -.
a lift-off process in which those parts of the indium tin oxide film which are deposited on the polyimide regions come off with the polyimide, leaving indium tin oxide regions 41,43,45 and 47 covering the regions 31, 33, 35 and 37, respectively. The removal of the polyimide regions may be carried out most effectively using fuming nitric acid in an ultrasonic bath. A solution flow and filtering system should preferably be used for the polyimide removal process to prevent any fragments of polyimide and indium tin oxide from becoming re-deposited on the structure. The liftoff process described benefits from the inherent relatively poor adhesion between the silicon nitride and the polyimide. Alternative resist materials and lift-off solutions, including organic materials, may be used.
The indium tin oxide region 41 forms one electrode of a liquid crystal pixel when the substrate and a top plate (not shown) are assembled together, with liquid crystal material filling a gap therebetween. It also provides a connection to the polysilicon channel region 11. The regions 43 and 45 provide contacts for the tracks 27 and 29, respectively, and the region 7 interconnects the metal gate electrodes 19,21,23, 25 and the polysilicon gate conductor 7. The latter conductor is of relatively high resistance, and will prevent a gate short-circuit from having any appreciable effect on the drive voltages applied to other pixels connected to the tracks 27 and 29. The metal portions 19,21 and 23, interconnected by the portion 25, divide the polysilicon channel region 11 into source and drain segments of thin film transistors which are effectively in series. The portions 19,21 and 23 act as gate electrodes for the transistors. Although three of these metal portions are shown, all of the same width, any suitable number of metal strips may be provided, and they may be of equal or unequal widths. Figure 5 is a schematic plan view of the completed portion of a display backplane and Figure 6 shows an enlarged view of source and drain electrodes 49,51 and a gate electrode 53 of the transistor.
The tracks 27 and 29 can serve to supply both "reference" 7- and "gate" signals to the pixels at different times during display address cycles. The design avoids any crossing of tracks on the substrate, and the required data signals are applied to the pixels via patterned tracks on the top plate. The polysilicon regions 5,9 and the indium tin oxide regions 43,45 provide redundancy in the event of a break in the metal track portions 15,17 during fabrication.
An alternative configuration which increases the area available for the optically-active pixel area 41 at the expense of some of the redundancy is shown in Figures 7-9. The polysilicon track regions 5 and 9 are omitted, so the indium tin oxide regions 43,45 no longer have to overlap those polysilicon regions. The regions 43,45 can therefore be made narrower, and the region 41 wider.
An alternative passivation material might be employed, such as silicon dioxide deposited by chemical vapour deposition. The hydrogenation might then be omitted, or might be effected -by a different technique, such as plasma hydrogenation.
A substantially optically opaque patterned layer ("black matrix") is provided between the optically active pixel areas to block unwanted light transmission in the completed display device. Using the backplane configuration described above, the black matrix layer is provided on the top plate. This minimises the complexity of the backplane. However, the black matrix could be provided in the backplane by using a black passivation material. The black layer may be patterned in-situ with a silicon nitride film, thereby retaining a relatively thick and effective passivation and hydrogenating film. The black material might be a carbon film deposited by chemical vapour deposition.
The invention makes possible the production of a backplane using only three masking stages, namely for the patterning of the polysilicon layer, the patterning of the metal layer and the patterning of the silicon nitride layer. The required patterning of the Indium tin oxide layer is effected, without further masking, by using a lift-off technique employing the already-patterned polyimide layer.
Claims (16)
- ClaimsC 1. A method of fabricating a patterned layer structure, wherein a first layer supported by a substrate is patterned by use of a patterned layer of masking material located over said first layer; a second layer is deposited on the layer of masking material; and the second layer is patterned by removal of the layer of masking material with unwanted portions of the second layer attached thereto.
- 2. A method of fabricating a layered backplane structure for a liquid crystal display, including the steps of forming a first layer of polysilicon on a substrate; patterning the first polysilicon layer using a first masking and etching process; depositing a dielectric layer over the first polysilicon layer; depositing a metal layer over the dielectric layer; patterning the metal layer using a second masking and etching process; depositing a passivating layer over the metal layer; providing a patterned third masking layer over the passivating layer; patterning the passivating layer using the third masking layer; depositing an electrically- conductive layer over the third masking layer; and patterning the conductive layer by removing the third masking layer with unwanted portions of the conductive layer attached thereto.
- 3. A method as claimed in Claim 2. wherein the passivation material is annealed before deposition of the conductive layer, and wherein the annealing causes evolution of hydrogen for hydrogenation of the polysilicon layer.
- 4. A method as claimed in Claim 3, wherein the passivation material is silicon nitride.
- 5. A method as claimed in any one of Claims 2-4, wherein the patterned first polysilicon layer provides a channel and source and drain regions of a thin film transistor.
- 6. A method as claimed in Claim 5, wherein the patterned first polysilicon layer also provides a'resistive connection to a gate electrode of the transistor.
- 7. A method as claimed in Claim 5 or Claim 6, wherein the metal layer provides a gate electrode for the transistor.el.
- 8. A method as claimed in any one of Claims 5-7, wherein the metal layer is formed of a refractory material or combination of materials.
- 9. A method as claimed in any one of Claims 2-8, wherein the metal layer is combined with a second polysilicon layer.
- 10. A method as claimed in any one of Claims 2-9, wherein after deposition and patterning of the metal layer, exposed areas of the first polysilicon layer are doped with a dopant material by ion implantation.
- 11. A method as claimed in any one of Claims 2-10, wherein after deposition and patterning of the passivation layer a second layer of metal is deposited over the passivation layer and is annealed to dope exposed areas of the first polysilicon layer with the metal of said second metal layer.
- 12. A method as claimed in Claim 11, wherein the second layer of metal is formed of aluminium.
- 13. A method as claimed in any one of Claims 2-12, wherein the electrically-conductive layer is formed of indium tin oxide.
- 14. A method as claimed in any one of Claims 2-13, wherein the third masking layer is formed of polyimide.
- 15. A method as claimed in any one of Claims 2-14, wherein a layer of black matrix material is formed beneath, or instead of, the passivating layer.
- 16. A method of fabricating a layered backplane structure, substantially as hereinbefore described with reference to the accompanying drawings.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9205278A GB2265486A (en) | 1992-03-11 | 1992-03-11 | Display device fabrication |
EP93301594A EP0560531A1 (en) | 1992-03-11 | 1993-03-03 | Method for manufacturing a liquid crystal display device |
JP7286893A JPH0643491A (en) | 1992-03-11 | 1993-03-09 | Manufacture of layer structure, in which pattern is formed, and back plane structure forming layer for liquid crystal display |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9205278A GB2265486A (en) | 1992-03-11 | 1992-03-11 | Display device fabrication |
Publications (2)
Publication Number | Publication Date |
---|---|
GB9205278D0 GB9205278D0 (en) | 1992-04-22 |
GB2265486A true GB2265486A (en) | 1993-09-29 |
Family
ID=10711904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9205278A Withdrawn GB2265486A (en) | 1992-03-11 | 1992-03-11 | Display device fabrication |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0560531A1 (en) |
JP (1) | JPH0643491A (en) |
GB (1) | GB2265486A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5462467B2 (en) | 2008-10-31 | 2014-04-02 | 日本パーカライジング株式会社 | Chemical treatment solution for metal material and treatment method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2067330A (en) * | 1979-12-18 | 1981-07-22 | Ebauches Sa | Method for manufacturing the substrate of an electrochromic display cell |
GB2067329A (en) * | 1979-12-18 | 1981-07-22 | Ebauches Sa | Method for manufacturing the substrate of an electrochromic display cell |
GB2081018A (en) * | 1980-07-31 | 1982-02-10 | Suwa Seikosha Kk | Active Matrix Assembly for Display Device |
EP0112417A1 (en) * | 1982-12-22 | 1984-07-04 | International Business Machines Corporation | Semiconductor integrated display and method of making same |
EP0209113A2 (en) * | 1985-07-19 | 1987-01-21 | General Electric Company | Redundant conductor structures for thin film fet driven liquid crystal displays |
GB2238644A (en) * | 1989-11-29 | 1991-06-05 | Gen Electric Co Plc | Matrix addressable displays |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5846193B2 (en) * | 1980-07-15 | 1983-10-14 | 株式会社東芝 | semiconductor equipment |
US4409724A (en) * | 1980-11-03 | 1983-10-18 | Texas Instruments Incorporated | Method of fabricating display with semiconductor circuits on monolithic structure and flat panel display produced thereby |
JPH0693166B2 (en) * | 1984-09-05 | 1994-11-16 | 株式会社日立製作所 | Liquid crystal element |
JPS61102628A (en) * | 1984-10-25 | 1986-05-21 | Sony Corp | Liquid crystal display device |
FR2638880B1 (en) * | 1988-11-08 | 1990-12-14 | France Etat | METHOD FOR MANUFACTURING A MATRIX DISPLAY SCREEN WITH TRANSISTORS PROVIDED WITH AN OPTICAL MASK |
-
1992
- 1992-03-11 GB GB9205278A patent/GB2265486A/en not_active Withdrawn
-
1993
- 1993-03-03 EP EP93301594A patent/EP0560531A1/en not_active Withdrawn
- 1993-03-09 JP JP7286893A patent/JPH0643491A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2067330A (en) * | 1979-12-18 | 1981-07-22 | Ebauches Sa | Method for manufacturing the substrate of an electrochromic display cell |
GB2067329A (en) * | 1979-12-18 | 1981-07-22 | Ebauches Sa | Method for manufacturing the substrate of an electrochromic display cell |
GB2081018A (en) * | 1980-07-31 | 1982-02-10 | Suwa Seikosha Kk | Active Matrix Assembly for Display Device |
EP0112417A1 (en) * | 1982-12-22 | 1984-07-04 | International Business Machines Corporation | Semiconductor integrated display and method of making same |
EP0209113A2 (en) * | 1985-07-19 | 1987-01-21 | General Electric Company | Redundant conductor structures for thin film fet driven liquid crystal displays |
GB2238644A (en) * | 1989-11-29 | 1991-06-05 | Gen Electric Co Plc | Matrix addressable displays |
Also Published As
Publication number | Publication date |
---|---|
GB9205278D0 (en) | 1992-04-22 |
EP0560531A1 (en) | 1993-09-15 |
JPH0643491A (en) | 1994-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6339230B1 (en) | Method for manufacturing a liquid crystal display | |
EP0304657B1 (en) | Active matrix cell and method of manufacturing the same | |
CN100440014C (en) | Array substrate for LCD and fabrication method thereof | |
TWI393970B (en) | Thin film transistor array panel and manufacturing method thereof | |
JP2776378B2 (en) | Thin film transistor array substrate and method of manufacturing the same | |
KR20020005968A (en) | Active matrix substrate, display device and method for manufacturing active matrix substrate | |
US5828428A (en) | Resistive circuit for a thin film transistor liquid crystal display and a method for manufacturing the same | |
JPH11133455A (en) | Production of liquid crystal display device | |
US5198377A (en) | Method of manufacturing an active matrix cell | |
KR100316072B1 (en) | Liquid crystal display and method of manufacturing the same | |
JP3349356B2 (en) | Thin film transistor and method of manufacturing the same | |
JPH1138439A (en) | Active matrix substrate, its manufacture and active matrix liquid crystal display device | |
EP0560531A1 (en) | Method for manufacturing a liquid crystal display device | |
KR100368849B1 (en) | Display | |
JP2752983B2 (en) | Method of manufacturing thin film transistor for liquid crystal display | |
GB2219136A (en) | Transistor and pixel structures for use in liquid crystal displays | |
US7006166B2 (en) | Liquid crystal display having a member for preventing electrical shorting | |
KR100275953B1 (en) | Method of manufacturing thin film transistor | |
JP3802092B2 (en) | Liquid crystal display | |
KR100490041B1 (en) | Thin Film Transistor for Liquid Crystal Display and Manufacturing Method | |
KR20040046384A (en) | Liquid Crystal Display and fabrication method of thereof | |
JPH09129890A (en) | Polycrystalline semiconductor tft, its manufacture, and tft substrate | |
US6005260A (en) | Non-linear switching element of an electro-optical display device with metallic protective layer | |
JPH079388Y2 (en) | Thin film transistor | |
JPS63172469A (en) | Thin film transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |