GB2113385A - Method and apparatus for measuring thermal neutron characteristics - Google Patents

Abstract

The thermal neutron decay characteristics of an earth formation are measured by detecting indications of the thermal neutron concentration in the formation during measurement intervals G1, G2.... following irradiation of the formation with a burst of fast neutrons. These measurement intervals consist of a sequence of discrete time gates which begins following a predetermined time delay after the preceding neutron burst and is divided into a number of groups, e.g. G1-G4, G5-G8, and so on. The durations of the individual discrete time gates within the groups are equal, but the duration of the time gates progressively increases from group to group in the sequence, e.g. geometrically, preferably doubling in consecutive groups. The groups, and the gates within them, may be contiguous as shown. The durations of the gates may extend from one which is shorter than the neutron burst, to one which is at least as long. The number of groups may equal the number of gates in each group, preferably four. <IMAGE>

Description

1 GB2113385A 1

SPECIFICATION

Method and apparatus for measuring thermal neutron characteristics The present invention relates in general to nuclear well logging and, more particularly, to new 5 and improved methods and apparatus for detecting the decay, or capture, of thermal neutrons in earth formations in a manner affording more accurate and reliable measurements of thermal neutron capture characteristics of the formation.

Heretofore, pulsed-neutron capture logs have provided measurements of thermal neutron capture characteristics of earth formations, e.g. the thermal neutron decay time constant (7) and 10 its correlative the macroscopic capture cross section (1), which have proven useful in differentiating between oil or gas-bearing formations and water-bearing formations. Such logs are especially useful in recognizing the presence of hydrocarbons in cased formations, and to detect changes in water saturation during the production life of a well.

Thermal neutron characteristic measurements are typically made by irradiating a formation 15 with bursts of fast (e.g. 14 Mev) neutrons and following the decay of the thermal neutron concentration in the formation by counting the gamma rays emitted by formation nuclei upon the capture of thermal neutrons during discrete time intervals, or gates, following each neutron burst. In one prior tool disclosed in U. S. Patent No. 3,379,882 to A. H. Youmans, the capture gamma rays are measured during two gates which are fixed both in time of occurrence after the 20 burst and in duration. Although affording useful information in formations of average decay times, the Yournans fixed-gate system tends to yield unreliable measurements where the decay time of the formation is either very long or very short. Moreover, the gamma ray count rate measurement during the second fixed-gate is sometimes subject to excessive statistical variation, particularly in short decay time formations. In an important advance over the fixed-gate system, 25 W. B. Nelligan in U. S. Patent No. 3,566,116 (now Re. 28,477) patented a sliding-gate system in which three measurement gates are utilized and in which the time-after- burst occurrence and duration of all of the gates are automatically varied, in a feed-back loop operation, according to the currently measured value of the decay time constant. The first two gates are timed to detect capture gamma rays from the formation and the third gate is timed to detect background gamma rays. This system operates properly to position the gates for optimum background corrected measurements over a wide range of decay times r and cross sections 1, thereby avoiding the deficiencies in respect of unreliability and statistical variation encountered in the fixed-gate system in cases of extreme decay rates. For still better results, Nelligan further provides that the duration and repetition rate of the neutron bursts could also be varied as a 35 function of the currently measured decay time value. This affords the added advantage of maximizing the duty cycle of the neutron generator in a manner consistent with accurate measurement of the decay time value of the formation being logged. Later embodiments of the Nelligan sliding-gate concept are described in U. S. Patent No. 3,662,179, granted May 9, 1972 to Frentrop et al., and U. S. Patent No. 3,890,501 granted June 17, 1975 to C. W. 40 Johnstone. Thermal neutron decay time logging, in accordance with the Nelligan sliding-gate technique as described in the aforementioned patents, and has become a widely accepted and important cased-hole service.

It is desirable, however, to improve still further this service. Specifically, it is desirable to provide still greater statistical precision in the measurements of r, Y. and background by 45 improvement in the manner of detection of the rate of decay of the thermal neutron concentration. Also, the infinitely variable, feed-back loop type of operation previously used with the Nelligan sliding-gate system is sometimes subject to -jitter- when low counting rates are encountered. That is to say, variations in the settings of the measurements gates and the neutron bursts sometimes results from statistical variations in the gamma ray count rates rather 50 than as the result of any change in the decay time of the formation under investigation. Again, where the decay time drops sharply, such as at bed boundaries, the feed- back loop of the sliding-gate tool sometimes, though infrequently, fails to change the timing of the gates fast enough to keep up with the fall off in the gamma ray count rate. This could result in the tool measuring insufficient count rates for the feed-back loop to work properly, which situation could 55 in turn leave the gates and bursts -latched- at positions later after the bursts than would be optimum for the new decay time. Although this situation can be readily overridden manually and the gates quickly restored to the proper positions, it is desirable to avoid such inadvertent -latching- of the r computation circuits. It additionally is desirable to provide for the measurement of all decay time values over the full r range normally encountered, e.g. from 60 <50jusec to >600jusec, without any discontinuities.

It is therefore an object of the invention to provide an improved method and apparatus for measuring thermal neutron decay time constants and related capture cross sections of earth formations traversed by a well bore.

According to one aspect of this invention there is provided a method for detecting the decay 65 2 - GB2113385A 2 with time of thermal neutrons in an earth formation, comprising:

irradiating an earth formation with a discrete burst of fast neutrons; detecting indications of the concentration of thermal neutrons in the formation following the neutron burst and generating signals in response thereto; and transmitting signals from the detector means during a time gate sequence which begins 5 following a predetermined time delay after termination of the neutron burst and which includes a plurality of groups of time gates, each group of which itself comprises a plurality of discrete time gates, the durations of the time gates being substantially equal within each separate gate group and progressively increasing from group to group in said sequence.

According to another aspect of this invention there is provided apparatus for detecting the 10 delay with time of thermal neutrons in an earth formation, comprising:

means for irradiating an earth formation with a discrete burst of fast neutrons; detector means for detecting indications of the concentration of thermal neutrons in the formation following the neutron burst and for generating signals in response thereto; and signal gating means for transmitting signals from the detector means during a time gate sequence which begins following a predetermined time delay after termination of the neutron burst and which includes a plurality of groups of time gates, each group of which is itself comprised of a plurality of discrete time gates, the durations of the time gates being substantially equal within each separate gate group and progressively increasing from group to group in said sequence.

For a better understanding of the invention, reference may be made to the following description of exemplary embodiments thereof, taken in conjunction with the figures of the accompanying drawings, in which:

Figure 1 is a schematic view of a representative well logging tool construction in accordance with the invention; Figure 2 is a graphical representation of illustrative thermal neutron concentration decay curves in three different formations and showing superimposed thereon a preferred neutron generator and detector gating regime in accordance with the invention; Figure 3 is a block diagram of the downhole control, gating, memory and telemetry circuits of Fig. 1; Figure 4 is a schematic view of the command signal decoder of Fig. 3; Figure 5 is a schematic view of an embodiment of the command signal generator of Fig. 3; Figure 6 shows the details of the timing generator of Fig. 3; Figure 7 depicts in detail the near (or far) detector pulse counter circuit of Fig. 3; Figure 8 is a schematic view of the memory address generator of Fig. 3; Figure 9 shows an embodiment of the near (or far) detector memory circuit of Fig. 3; Figure 10 shows an illustrated telemetry frame for transmitting data to the surface; Figure 11 is a schematic view of the sync/status circuit of Fig. 3; Figure 12 is a schematic view of the telemetry interface circuit of Fig. 3; Figures 13A and 138 illustrate two generalized time gates for measuring thermal neutron 40 concentrations; and Figure 14 is a graphical comparison of an exemplary empirical relationship for computing I- in accordance with the invention with the true relationship for -T for the example portrayed.

In the exemplary embodiment of Fig. 1, a well logging tool constructed in accordance with the invention includes a fluid-tight, pressure-and-temperature resistant sonde or tool 10 that is adapted to be suspended in and moved through a well bore 12 by an armored cable 14. The well bore 12 is illustrated as containing a borehole fluid 16 and as including a steel casing 18 and surrounding cement annulus 20. Although no tubing is shown in the borehole, the tool 10 may if desired be sized for through-tubing use.

The downhoie tool 10 includes a pulsed neutron generator 22 and two radiation detectors 24 and 26 that are located at different spacings from the neutron generator 22. The detector 24 spaced closest to the neutron generator is designated the -near- detector and the detector 26 located farther from the neutron source is designated the---far-detector. For the purpose of the present invention, the neutron generator 22 is preferably of the type which generates discrete pulses of fast neutrons, e.g. 14 Mev., and may for example be of the types described in more 55 complete detail in U. S. patent No. 2,991,364 to C. Goodman, dated July 4, 1961, and U. S. patent No. 3,546,512 to A. H. Frentrop, dated December 8, 1970. Operation of the neutron generator 22 is controlled in part by a neutron generator control circuit 30, and this circuit may also be of the types described in the aforementioned patents. The detectors 24 and 26 may be 60 of any construction suitable for the detection of the thermal neutron concentrations in the surrounding earth formation and, to that end, may be of the thermal neutron sensitive type, e.g. helium 3 filled proportional counters, or of the gamma ray sensitive type, such as thalliumactivated sodium iodide detectors. In the preferred embodiment, the detectors 24 and 26 preferably comprise sodium iodide scintillation detectors and, in this respect, will be understood 65 to include the usual photomultiplier tubes, photomultiplier high voltage supplies, and amplifier- 65 C 91 3 GB2113385A 3 discriminators (not shown). It will also be understood that other downhole power sources (not shown) are provided as required to drive the neutron generator 22 and other downhole circuits.

Power for the well tool 10 is supplied over the cable 14 from a surface power supply (not shown), as is conventional.

Output pulses from the near detector 24 and the far detector 26, representative of the 5 concentration of thermal neutrons in the irradiated formation, are applied to signal gating circuits 32. The signal gating circuits 32 are controlled by gate timing circuits 33, which also control the operation of the neutron generator control circuit 30. From the signal gating circuits 32 the detector signals are counted and stored in memory circuits 35 and thence, under control of telemetry logic circuits 37, are applied to downhole telemetry circuits 34 for transmission to 10 the surface over the cable 14. The overall operation of the neutron generator control circuit 30, the signal gating circuits 32, the gate timing circuits 33, the memory circuits 35, and the telemetry circuits 34 is described in detail hereinafter in connection with Figs. 3-12.

The downhole telemetry circuits 34 may be of any known construction for encoding, time division multiplexing, or otherwise preparing the data-bearing signals applied to them from the 15 telemetry logic circuits 37 and for impressing such data on the cable 14. At the earth's surface, the data-bearing signals from the near and far detectors 24 and 26, respectively, are amplified, decoded, demultiplexed and otherwise processed as needed in the surface telemetry circuits 36, which may also be conventional. The telemetry circuits 34 and 36 also include circuits for the receipt and transmission, respectively, of command messages from the surface for the purpose 20 of selection of the scale factor value F to be used, as is described more fully hereinafter.

Suitably, therefore, the circuits 34 and 36 comprise a bi-directional data telemetry system useful for these purposes and having a 10 K bit per second upward data rate.

Following circuits 36 the near-detector and far-detector signals are separately counted in signal counting circuits 38 to acquire the thermal neutron decay curve data over a desired accumulation interval At. Upon termination of the data accumulation time At, which may be selected, for example, to correspond to a desired interval of depth in accordance with logging speed of the tool, the count rate data accumulated in the signal counting circuits 38 are transferred to buffers 40 and the signal counting circuits 38 are reset to zero.

From storage 40, the count rate data are processed in a computer 42, which may suitably comprise a microprocessor. As is described more fully hereinafter, the computer 42 processes the count rate data from the respective detectors to develop various desired outputs, including, for example, the decay time constants r, and TF for the near and far detector, respectively, the corresponding macroscopic capture cross sections 1, and Y.,, and various other selected outputs such as a ratio (N/F) of count rates from the near and far detectors, background counting rates 35 (13, and BF) from the respective detectors, and the net count rates from certain time gates, e.g. N, and F,, for both detectors. All of these outputs may be recorded in conventional fashion as a function of tool depth in a recorder 44. The usual cable-following mechanical linkage, indicated diagrammatically at 46 in Fig. 1, is provided for this purpose. As is illustrated by line 48 in Fig.

1, the computer 42 transmits an appropriate scale factor command signal to the surface telemetry circuits 36 for transmission downhole to the gate timing control circuits 33 for real time adjustment of the timings and durations of the detection gates for the near and far detectors 24 and 26 and, if desired, for the duration and repetition rate of the neutron bursts as well.

In the graphical representation of Fig. 2, three decay curves 50, 52 and 54 represent, 45 respectively, the variation with time of the logarithmic counting rate of thermal neutron capture gamma rays following irradiation of earth formations having short, medium and long decay times (rates of decay) of thermal neutron concentration. For purposes of comparison, the curves 50, 52 and 54 are shown as normalized to approximately the same peak counting rate although, as will be appreciated, this is not normally the practice. The variable tailing portion 56 50 of each curve represents background, and this too has been shown as being at approximately a constant level of intensity for purposes of illustration.

As is well known, the slope of the thermal neutron decay curve for a formation is indicative of the thermal neutron decay time constant r of the formation, and it is a feature of the present invention that the decay curve, and thus r, may be more precisely detected or measured than 55 has been possible heretofore. In furtherance of this object, sixteen discrete time intervals or gates G,-Gi. are provided between successive neutron bursts. As illustrated in Fig. 2, the gates G1-G16 constitute a sequence of discrete time gates, which sequence begins after a finite time delay following the termination of the preceding neutron burst and extends over the entire, or substantially the entire, remainder of the interval between neutron bursts. Advantageously, 60 though not necessarily, the gates are contiguous in time. The purpose of the time delay between the preceding neutron burst and the beginning of the gating sequence is to permit gamma rays emanating from the immediate borehole environment, e.g. borehole fluid, casing, cement annulus, tool housing, etc., to die out before detection of the count rate data from the formation is commenced. As indicated in Fig. 2, the discrete time gates G,-G,, are divided into four 65 4 GB2113385A 4 groups 1, 11, Ill and IV of four gates each, i.e. time gates G,-G, comprise gate group 1, time gates G,-G, comprise gate group 11, time gates G,-G,2 comprise gate group Ill, and time gates G13-G16 comprise gate group]V. Within each gate group, the discrete time gates are of equal duration. Hence, each of gates G,-G, has the same duration, e.g. 25 microseconds (gs), and, similarly, the individual time gates of each of gate groups 11, Ill and IV are also of equal duration. However, the duration of the time gates increases progressively from gate group to gate group in the sequence. The increase is incremental, i.e. by a finite factor, and preferably the degree of increase is a multiple of the time gate duration of the next preceding gate group.

A multiple of two has been found advantageous. Thus, the duration of the discrete time gates G,-G, in gate group 11 is preferably twice the duration of the discrete time gates G,-Q, in gate group 1, i.e. 50 gs. The duration of the individual time gates G,-G12 in gate group Ill is then twice the duration of the individual time gates G,-G, in gate group 11, i. e. 100 gs, and the duration of the individual time gates in gate group IV is twice that of the Group Ill gates, i.e.

gs. It will be understood that either or both the specific durations of the gates within each group and the amount of the increase in gate durations between groups may be varied as desired from the values shown. Also, both the number of gate groups and the number of discrete time gates within each gate group may likewise be varied from the four-four scheme shown in Fig. 2.

By thus employing narrow gates early in the gating sequence and wider gates later in the gating sequence, the narrowest gates are concentrated in the early regions of the thermal 20 neutron decay curves 50, 52 and 54 where the rate of change in counting rate is the greatest.

Further, not all of the time gates need be included in the r computation, but rather only those containing significant decay signal. Thus not only is a degree of data compaction achieved through the use of detection time gates of variable duration with time after the neutron burst, but greater precision is provided by excluding from the r computation counting rates from time gates which are subject to undue statistical variation, such as the later gates in short r formations. As described more fully hereinafter, the particular gates to be employed in computing r are selected on the basis of a prior measurement of r during the same logging run, and are those gates which have been determined empirically to give the minimum statistical variation in the measured value of r over a finite r range spanning the previously measured 30 value.

It has been found, in accordance with the invention, that in addition to providing time gates G,-G,6 which increase in width as a function of time after the neutron burst, even better results are obtained by providing for selected, incremental adjustment of the durations of the discrete time gates G,-G,,, and, if desired, also of the durations and repetition period of the neutron burst and the duration of the discrete time delay between the end of the burst and the beginning of the gating sequence, as a function of a previously measured value of r. The object is to so position the gates G,-G,,, neutron burst, etc., that the counting rates in all of the gates used in the r computation, i.e., the early gates, the mid-range gates and later gates as the case may be, will be sufficiently high for reliable statistical precision in the r measurement. It is 40 desirable, therefore, in effect to shift the time placement of the detection time gates, neutron burst, etc. as the T of the formation, and thus the rate of decay of the thermal neutron concentration curve, varies. Such time interval adjustment is accomplished by multiplying each time interval to be adjusted in duration by a common selected value of a finite number of discrete scale factor values F. This is illustrated in Fig. 2, where the duraation of the neutron burst is shown as F X 200 ttsec, the duration of the delay as F X 200 Itsec, the duration of each gates G,-G, as F X 25 gsec, and so on. As also shown in Fig. 2, the next succeeding neutron burst is preferably contiguous in time with the end of time gate G,,, whereby not only the duration of the neutron burst may be adjusted by the scale factor value F but also the repetition period between successive neutron bursts, as indicated by the value F X 1 900,Usec. Hence, it will be appreciated that by changing the value of the scale factor F the counting rate times for the various gates may be uniformly changed relative to the neutron burst in a manner to optimize the detection of the thermal neutron concentration decay in the particular formation at hand. That is to say, by selection of the scale factor F the individual gates G,-G,, may be expanded or contracted along the time base of the thermal neutron decay curve as the rate of change of the curve, and thus r, varies.

By providing for a finite number of incremental changes in the widths of the detection time gates, it is possible to locate the time gates properly relative to the portion of a thermal neutron decay curve that is most representative of decay of the thermal neutron concentration in the earth formation, namely the straight line portion of the curve appearing on a semi-log plot such 60 as that of Fig. 2, so as to maximize counting rates within the gates and thereby improve precision in the measurement of the r, while at the same time avoiding the necessity for the infinitely variable electronic gates used in prior logging tools. It has been found, for instance, that if three or less F values are used, the later gates used to compute r include too much background. This results in greater statistical uncertainty, necessitates measurement of back- c J GB 2 113 385A 5 ground over unduly long accumulation periods, and requires a separate background computation for nearly all r computations. These deficiencies can be largely, if not entirely, eliminated by use of a higher number, e. g. 5 or 6, of scale factor values F. Generally the more incremental values of the scale factor F provided, the greater the statistical reliability achieved. On the other hand, tool complexity increases with increased numbers of scale factor values. Accordingly, it has been determined in accordance with the invention that 4 incremental values of F will afford improved statistical performance over the full r range of interest, commensurate with a minimum of tool complexity.

The amount of incremental change between F values should be selected, in conjunction with the specific durations assigned to the gates in gate groups 1, 11, Ill and IV, to enable accurate 10 detection of the decay curves over the full range of r's expected to be encountered in the earth formations, e.g. from <50 gsec to> 600 gsec. For the gate widths of 25 ILsec, 50 jusec, 100 gsec and 200 ttsec shown in Fig. 2, it is preferred in accordance with the invention to change F by increments of -\/3. The preferred values of F, therefore, are 1 / \/9, 1, V/5 and 3. Also, as described hereinafter, incrementing F by a factor of V3 affords circuit advantages in implement- 15 ing the F factor procedure in the logging tool.

In order to avoid changing F merely as a result of statistical variation in the measured value of,r, the criteria for determining whether the F value need be changed, based on the current measurement Of T, are established such that there is an overlap between adjacent r ranges for which either of the two F values associated with those ranges is appropriate. For the exemplary 20 case of F = 1 /.\/3, 1, \/3 and 3, suitable criteria for changing F based on a new r measurement are:

TABLE 1

25 Fold Tnew Change F to 1 /V3 > 120 jusec 1 1 > 210 jusec VIS V13 >365 gsec 3 30 3 <285 [tsec V13 V13 < 165 gsec 1 1 < 9 5 ttsec 1 /V's 35 These criteria permit the use with r's within the range of from 95 lLsec to 120 gsec of F values of either 1 /V'S or 1, within the range of from 165 [Lsec to 210 [tsec of F values of either 1 or the V'S, and within the range of from 285 jusec to 365 gsec of F values of either V3 or 3. Generous overlap regions are thereby provided within which F need not be changed from the previous value. This avoids the -jitter- sometimes encountered in gating control in the prior art 40 infinitely-variable gate tool.

At the beginning of each logging run, or where a previously measured value of r is otherwise unavailable, the initial scale factor F is set based on fictitious r, e.g. F = 1 for 7. = 200 lLsec. The tool will then automatically change F in accordance with the appropriate criteria, e.g. those of Table 1, as the currently measured value of r changes in the course of the run. Before discussing 45 the procedures for computing r and thereafter for using the new T value to determine whether or not a change in the scale factor F is required, reference may be made to Figs. 3-12 of the drawings where the manner in which the change in F value and the consequent change in the time durations of the time gates G,-G,,, neutron burst, etc., are implemented in the downhole tool 10 is shown.

Fig. 3 is a block diagram showing the interconnections between the neutron generator control circuit 30, the gate timing control circuit 60 which, as illustrated, combines the signal gating circuit 32, the gate timing control circuit 33, the memory circuits 35, and the telemetry logic circuits 37. The interface between these circuits and the telemetry circuits 34 is also indicated.

When the tool is powered-up to begin a run the inputs H and L to the gate timing control circuit 55 60, are automatically set equal to logic 0. The timing control circuit 60 generates four discrete clock frequencies, each corresponding to one of the scale factor values F = 1 INA, 1, V3 and 3. By changing the logic state of the H and L inputs, selection may be made of the particular frequency, and hence F value, that is to be used. It is assumed here that the logic state 0 corresponds to F = 1. As described more fully hereinafter in connection with Fig. 6, the output 60 frequency signal is then sent to a series of scalers, i.e. counter/divider circuits and decoders within circuits 60 and is used to generate all of the timing signals for controlling the operation of the neutron generator 22 and the gating of the near and far detectors 24 and 26.

Thus, the timing circuit 60 produces a neutron burst signal NB that is applied to a command signal circuit 64, which in response thereto generates two ion source pulses (ISP, and 1SP2) that65 6 GB2113385A drive the neutron generator control circuits 30 (see also Fig. 1) thus causing the neutron generator 22 to produce bursts of neutrons of the desired duration and repetition rate. The detectors 24 and 26 are preferably blanked during and immediately following each neutron burst to isolate the downstream electronics against excessively huge instantaneous count rates. To that end, the timing generator 60 also generates an appropriate blanking pulse to block the detector outputs for a specific period, e.g., twice the duration of the burst. This is described in more detail in connection with Fig. 6.

The timing gate signal generated by timing generator 60 is denoted DCLK, and this signal is used to gate the detectors in accordance with the regime of Fig. 2. In general, this is done by supplying four frequenciesrelated to each other by a factor of two to a multiplexer under the 10 control of a count-by-four circuit. The multiplexer output is supplied to the counter so that four pulses of the highest frequency are passed through the counter before it switches to pass four pulses of a frequency half that of the highest frequency, until all of the timing gate signal, DCLK, is generated. The timing gate signal DCLK in turn creates memory control pulses WT, SET, and RDY for use elsewhere in the system. The manner in which the DCLK, WT, SET and RDY signals are generated is explained in detail with reference to Fig. 6.

The gated near and far detector signals, NG and FG, are supplied to nearr detector pulse counter circuit 68 and far detector pulse counter circuit 70, respectively. In these circuits, the pulses from each detector for each gate period G,-G,, are counted and a binary number representing that value is transferred in parallel to near and far memory circuits 72 and 74. 20 Each pulse counter circuit actually has two counters. While one of the counters is counting the pulses in one time gate, the other is transferring the results of the previous count to the memory. Two counters are necessary because the time gates are contigous and there is not enough time for one counter to do both operations. A typical detector pulse counter circuit is shown in more detail in Fig. 7.

Each of the memory circuits 72 and 74 store sixteen 8-bit words which represent the accumulated count for each time gate G,-G,, over a number of neutron irradiation intervals.

This is done by addressing the memories via an address generator circuit 76 so that the previous value of the accumulated counts for the time gate in question is presented at the input of an adder circuit. The memory output is then added to the current count for that gate and the 30 result is again stored in the memory at the address for that time gate. The manner in which the address generator 76 controls the memory circuits discussed in more detail in connection with Figs. 8 and 9.

At a predetermined time a signal, FCLK, from the telemetry circuits 34 informs the tool that the accumulated counts for the sixteen gates G,-G,, are to be sent uphole. The FCLK signal is 35 received in telemetry interface circuit 78, which generates an E signal and a TCLK signal that are applied to the memory address generator 76 for use in generating signals LDD in address generator circuit 76 that are in turn applied to the memory circuits 72 and 74 to effect transfer of the contents of each memory location, along with generated parity bits into parallel-to-serial shift registers (not shown in Fig. 3). The TCLK signal then causes the data to be serially shifted 40 from near memory circuit 72 through far memory circuit 74 so that the far detector count rate data for each gate is placed in front of the near detector data for that gate. This string of data is then passed through sync/status circuit 80 which positions a 4-bit sync code and status information word at the beginning of the information to form the DATA signal. The DATA signal is in the form of a binary signal, arranged according to Fig. 10, which is sent to the telemetry 45 interface circuit 78 and thence as signal SIG to the telemetry circuits 34 for transmission uphole. In this respect, the interface circuit 78 functions primarily to make sure that the telemetry circuits 34 are ready to receive the data before it is sent. The operation of sync/status circuit 80 and telemetry interface circuit 78 are.set forth more precisely with respect to Figs. 11 and 12 below.

As described hereinafter, when the count rate data is received uphole the computer calculates 7N and if it fails outside the limit for F = 1 according to Table 1, a two bit binary code to change the scale factor is generated. There are four commands that specify the scale factor and three other commands making a total of seven. The scale factor commands result in the generation of H and L signals in the command signal circuit 64 which, as aforementioned, are sent to the 55 timing generator 60 to change the scale factor. The available commands are listed in Table 11.

z c 1 7 TABLE 11

COMMAND H.L. CODE F 01 00 05 01 06 10 (05)+06 11 10 02 03 04 01-07-06-01 GB2113385A 7 REMARKS 1 Always V19 Always 1/,"/3 If the previous F is 1 If the previous F is - \/3 Positive plateau check Negative plateau check Calibration test Neutrons on With reference again to Fig. 3, the binary coded command signals CMCD are received from the telemetry circuits 34 by the command decoder circuit 82 (Fig. 4). As indicated in Table 11, the tool can be commanded to perform certain tests, e.g. plateau check of calibration test, in addition to changing the F value. It can also be commanded to bring the neutron generator to a ready state, requiring only the NB signal to initiate a burst. In the decoder circuit 82, the command signal is analysed and the appropriate output, i.e. 2 to 7 or CUR, is activated. The command fines all go to command signal circuit 64, wherein the signals to carry out the command are generated. This is described in detail in connection with Fig. 5.

In order to demonstrate the detailed working of the various circuits depicted in Fig. 3, it can be assumed that the results of the first 7. calculation resulted in a value of r less than 95 ttsec.

From Table 1 it can be seen that the uphole computer 42 will require a change in scale factor from F = 1 to F = 1 INA. Thus the computer will generate the command 06 (binary bits), corresponding to H L code 10, as shown in Table 11. It should be noted that in Figs. 4-9 and 11 - 12 the numbers in the circuit blocks represent the model numbers of CMOS integrated circuits that can perform the indicated functions. These integrated circuits are available from a 30 variety of manufacturers, including Motorola, Fairchild, National Semiconductor, and others.

Fig. 4 illustrates the details of the command decoder 82. In Fig. 4, the F-command signal from the telemetry circuits 34 is received by a one-shot 84, i.e. a monostable multivibrator, which has a time delay of 250 psec and which functions to generate a downhole clock signal from the CMCD signal. For this purpose, the CMCD signal is in the form of a pulse width encoded signal having a positive-going transition at the boundary between each bit, e.g., every 400 gsec. This positive-going transition clocks the one-shot 84 to produce an output clock signal with a positive-going transition in the middle of each bit period. The one-shot transition clocks a shift register 86 which has the CIVICD signal applied to its input. Hence if the CMCD signal is low in the bit period a zero is entered in the shift register 86 and a one is entered if it 40 is high. After six clock pulses from the one-shot 84, the serial data in the CIVIC1) signal is available in parallel form at the outputs of the shift register 86. The three most significant bits of the output of register 86 are applied to an OR-gate 88. If any of these three outputs contains a one, it will be passed to the input D of a binary-to-decimal decoder 90 via an OR-gate 92. This enters an 8 into the decoder 90 so as to prevent any output therefrom less than 8. Thus, a bit in one of the higher order places of the CMCD signal indicates an invalid code which is above the legitimate command codes 01 to 07. Accordingly, the command code should not be applied to the decoder 90 until all of the CMCD signal has been entered into the shift register 86. To that end, the CMCD signal is also applied to a re-triggerable one-shot 94 having a nominal pulse duration of 750 gsec, the output of which goes high when the first CIVIC1) pulse arrives and 50 stays there until 750 gsec after the last one arrives. As shown in Fig. 4, this output is also applied to the D input of the decoder 90 through the OR-gate 92 and functions to block the decoder output until the command code has been completely loaded into the shift register 86.

When the output of one-shot 94 finally goes low, the decoder 90 decodes the command signal and activates one of its output lines depending on the command code contained in the CIVIC1) 55 signal. In this case it will be output 6 for the command 06 (see Table 111). The command remains in the shift register 86 until receipt of a reset RST pulse from the telemetry interface circuits 78.

The RST signal is also applied to a scaler or divider circuit 96. Scaler 96 produces a command clear CCLR signal through an OR-gate 98 upon receipt of eight RST signals without 60 being reset by the output of one-shot 94. Thus if the CMCD pukses stop for some reason the CCLR signal is still generated. The CCLR signal is also generated through the OR-gate 98 by the 1---output of the decoder 90, i.e. an 0 1 command resets the circuits so as to produce F = 1.

The six outputs from the decoder 90 and the CCLR signal are applied to a set of six latch circuits 100A-10OF in the command signal circuit 64, shown in detail in Fig. 5. The CCLR 65 8 GB2113385A 8 signal can reset all of the latches either directly, as in the case of latches 1 OOA and 1001), or through OR-gates 102A-11 02B and 104A-1 0413, as in the case of latches 10013-1 OOC and 1 OOE and 1 OOF, respectively. Latches 1 OOE and 1 OOF control a plateau check. When the command 02 is decoded in circuit 82 (see Table 11), it puts a high level on the set input of latch 1 OOE and resets latch 1 OOF through OR-gate 10413. This causes the output of these latches to 5 drive the output of amplifier 106 to approximately + 15 volts, which voltage is applied to the detector voltage supplies through resistors in order to make the positive plateau check. If command code 03 were received instead, latch 1 OOE would be reset through OR-gate 104A and latch 1 OOF would be set, thus causing amplifier 106 to deliver - 15 volts to the detector voltage supplies for the negative plateau check. In the case where the command code is 01, a 10 CCLR signal is created, as described in connection with Fig. 4, and this signal resets both latches 1 OOE and 1 OOF causing the amplifier 106 output to be zero. The outputs of latches 1 OOE-1 OOF are also applied to NOR-gate 108, which supplies through inverter 110 a plateau check status signal, PCS, to the sync/status circuit 80 whenever either a positive or negative plateau check is being done.

The command code 04 sets latch 1001), thereby turning on the calibration tests by allowing WT' pulses from the timing generator circuit 60 to pass through NAND-gate 112. The output C of gate 112 goes to the amplifier inputs of both detectors. During the calibration test, one count per detection gate cycle is added to each of the 16 gate channels for both detectors. If detector background is low (i.e. the tool is on standby) the test counting rates in all gates should be close 20 to the same. The output of latch 1001) is the calibration test status signal, i.e. CTS, and it also is applied to the sync/status circuit 80.

The latches 1 OOB and 1 OOC control the scale factor F in response to commands 0 1, 05 and 06. The outputs of these latches go to a pair of D flip-flops 11 4A and 1 14B which are clocked by an E, pulse from the address generator circuit 76. The outputs of the flip-flops 11 4A and 25 1 14B are the H and L lines which go to the timing generator circuit 60 (see Fig. 3) to control the selection of time operating frequency and hence the scale factor F. For the assumed case of a command code of 06, it is known from Table 11 that the H, L code should be 10. A high level on input line 6 in Fig. 5 accomplishes this by setting latch 1 OOC and flip-flop 1 14A. However, command 06 does not reset latch 1 OOB since that command is valid only if F was equal to 1, 30 and F is equal to 1 only with an 01 command which resets all the latches as a CCLR signal and makes both H and L low. Command 05, therefore, sets latch 100B and resets latch 100C through OR-gate 10213. This is necessary because that scale factor change does not depend on the previous value of F. (See Table 11) The capacitors to ground on the latch inputs prevent them from being triggered by arcs in the neutron generator.

As indicated in Table 11, the process of turning on the neutron generator 22 requires that the sequence of commands 01 -07-06-01 be received by the command signal circuit 64. The first 01 command initializes the status of the latches 1 OOA- 1 OOB and flip- flop 11 6A by resetting all of them, flip-flop 11613 not being reset. The 07 command sets latch 1 OOA, thereby connecting a high signal to the D input of flip-flop 11 6A. When this is followed by an 06 command which 40 sets latch 1 OOC, the high input on flip-flop 11 6A is clocked in that flip-flop, making its Q output high and its Cl output low. The output of latch 1 OOC also resets flip- flop 11 6B. When the final 0 1 command is decoded, a set pulse reaches latch 118 via NAN D-gate 120 and inverter 122 because flip-flop 11 6A is set. The output of latch 118 resets flip-flop 11 6A, closes NAND-gate 120 and ends the set pulse to latch 118. With latch 118 set, neutron burst pulses NB from the timing generator circuit 60 can pass through NAN D-gate 124 and inverter 126 to form the ion source pulses ISP, and ISP, (see Fig. 5) which drive the neutron generator control circuit 30.

As the beam current in the neutron source rises, a relay in its control circuit closes. This connects a supply voltage to the output line BC of the latch 118 and makes it impossible to turn off the neutron source without turning off the tool power. It can be seen that flip-flop 11613 50 holds latch 118 in the reset condition until the proper time. Also, the set input to flip-flop 11613 is activated when power is first applied to the tool because it is connected to the + voltage through a capacitor. This capacitor and a resistor will pull the set input low to flip-flop 11613 after the power has been on for about 10 seconds.

With reference now to Fig. 6, two crystal oscillators 128 and 130 in the timing circuit 60 have divide-by-three scalers built into them. Thus both the crystal frequency and the divided-by three frequency are available from each oscillator circuit, providing a total of four discrete clock frequencies f, fl, f3 and f,. According to the invention, each of these frequencies is made to correspond to one of the F values 1 /V/9, 1, -\4 and 3. This may readily be done by selecting the crystal frequency f, of oscillator 128 such that is \/3 times lower than the crystal frequency 60 f2 of oscillator 130. Then divided-by-three frequency f3 from oscillator 130 will be related by a factor of the V'J to divided-by-three frequency f, from oscillator 128, and it may be seen that the frequencies f, f21 f3, and f, are separated by the factor V3 and that, therefore, they may correspond respectively to the scale factor values F of 1 /.\/3, 1, NA and 3. The clock frequencies f,-f, are supplied to a 4-channel data selector or multiplexer 132. The logic levels 65 9 C C f.

m 0 9 GB2113385A 9 of signal H and L applied to the inputs A and B of the multiplexer determine which of the four input frequencies is connected to the output of the unif. The operation of multiplexer 132 may be summarized succinctly as follows:

TABLE Ill

A B Selected Output Command F Input Freq.

Lo Lo X0 fl 01 1 10 Hi Lo X, f2 06 1 /V,3 Lo Hi X2 f3 05 VIS Hi Hi X3 f4 05+06 3 15 In accordance with the invention and as has already been referred to previously, all of the timing waveforms required to operate the neutron generator 22 and the detectors 24 and 26 in accordance with the regime of Fig. 2 are derived in common from the output of the multiplexer 132. Hence, a change in the F value can quite simply be implemented in all the timing circuits of the tool. The actual generation of the various timing signals is achieved by use of a scaler 20 134 coupled to the output of the multiplexer 132. Scaler 134 is implemented by utilizing the 8 lower frequency outputs of A 12 stage binary ripple counter.

As seen in Fig. 6, when the G, and (11, outputs of scaler 134 are high and the 0.7 output starts to go high, the RSET pulse is generated in NAND-gate 136 and resets the scaler through resistor 138. This marks the beginning of the neutron burst pulse NB generated in gate 140, 25 which pulse lasts as long as the Q,, Qq, Q101 and Cl,, outputs of scaler 134 are all low. As previously described in connection with Fig. 5, the NB pulse is used in the command signal circuit 64 to generate the ion source pulses ISP, and 1SP2. Returning to Fig. 6, negative pulses (N and F) from the near and far amplifier-discriminators of the near and far detectors 24 and 26 pass through capacitors 142 and 144 en route to gates 146 and 148. There they are blocked 30 during the neutron burst and for an equal time afterwards by the output of NOR-gate 150, whose output is high as long as Q,, Q,,,, and Q, l of scaler 134 are all low. When the output of gate 150 goes low, the near and far pulses N and F are allowed to pass to the near detector pulse counter 68 and far detector pulse counter 70, respectively. (See Fig. 3) The Q, output of scaler 134 is designated ECLK and is sent to address generator 76. The Q4, 35 Qr>, Q,, and Cl, outputs are also used as inputs to a 4-channel data selector or multiplexer 152 to generate the detector gating signal DI-CK, which signal has the form shown by gates G,-G,, in Fig. 2. The A and B inputs to multiplexer 152 are controlled by the third and fourth stages of a scaler 154. The waveform at the output of gate 150, when high, holds scaler 154 reset and at the same time blocks the output of gate 156, i.e. it holds DCLK low during the neutron burst 40 and the delay period thereafter, as illustrated in Fig. 2. When the output of gate 150 goes low, the reset action on scaler 154 lasts a few more microseconds due to the time constant of the R-C circuit 158 so that scaler 154, which is clocked by DCLK, does not trigger on the first positive edge of DCLK. As long as A and B of the multiplexer 152 remain low, the DCLK looks like an inverted version of Q, from scaler 134, which has the period T/8. The period T is equal 45 to the duration of the widest gate in the regime of Fig. 2, i.e., 200 jAsec for each of gates G13-G,6. This lasts for the first four DCLK cycles counted by scaler 154, thereby generating the first four gating signals of 25 jusec duration each. The Q, output from scaler 154 then goes high, placing a high level on the A input of multiplexer 152 and results in DCLK being controlled by the Q, output of scaler 134, with a period T/4 or 50 ttsec. At the end of four T/4 50 cycles as counted by scaler 154, which cycles represent the gating signal for gates G,-G,, the scaler 154 next selects the Q6 output of scaler 134. This output has twice the period of the Q, output, i.e., T/2, and results in the ggneration of the gating signals for the 100 gsec gates G,-G12. Finally four cycles later, the Q, output of scaler 134 with a period T is selected. When four cycles of (1, are passed, the circuit goes into the blanking period established by gate 150, 55 as aforementioned.

Memory control pulses WT, WT', SET and RDY are generated in a Johnson counter 160 that is clocked by the output of multiplexer 132 via_lbe gate 162. However, these memory control pulses are generated only when DCLK is high (DCLK low), since the DCLK signal inverted by gate 164 is applied to the reset input of counter 160. This is done because there is no need for 60 memory pulses during the blanking period. As illustrated in Fig. 6, the RDY signal is the G2 output of counter 160, the SET signal is the Q, output, the WT signal is Q,, and the WT' signal is the Q7 output. When the waveform WT' goes high, it blocks further clocking because it is connected to the clock enaRbIlee in Ut CE of the counter. Thus, WT' will stay high until the counter 160 is reset the next time DCLK goes high.

GB2113385A 10 The near and far detector pulse counter circuits 68 and 70 (see Fig. 3), which receive the gated detector signals NG and FG from the timing circuit 60 (see Fig. 6), are identical. Hence, the operation of only one of these circuits will be described in connection with Fig. 7. The pulse counter circuits each include a scaler 166 that receives detector pulses from the even-numbered 5 gates, G2, G, etc., and a scaler 168 that receives the pulses from the odd-numbered gates, G, G, etc. While scaler 166 is counting, scaler 168 holds its counts until reset by the WT pulse, and vice-versa. By the time the WT pulse arrives, the counts being held have been stored in the memory circuits 72, in the case of the near detector, and 74, in the case of the far detector (see Fig. 3). Flip-flop 170 controls the action in accordance with the DCLK signal. After sixteen DCLK pulses, the RSET signal insures that the flip-flop 170 is in a reset condition to repeat the 10 operation for the next irradiation interval.

The gated detector pulses NG (or FG) are positive and suitably about 0.4 ttsec in width. They are directed to NAND gates 172 and 174, which are alternatively opened and closed by the G and G outputs, respectively, of flip-flop 170. Two additional gates 176 and 178 receive WT pulses, following the inversion thereof in gate 180, and are likewise controlled by the Cl and Q 15 outputs of flip-flop 170. As will be appreciated, when the scaler 166 is being clocked by NG (or FG) signal pulses, it is not reset by WT, but scaler 168 is so reset.

Upon completion of counting for a time gate, the total count accumulated therein appears in parallel form at the G outputs of the scalers 166 and 168 and is thereafter applied to one of two quad 2-channel data selectors 182 and 184, the A and B inputs of which are driven by the 20 flip-flop 170 such that they select the outputs from whichever scaler 166 or 168 is holding its counts and ignore the outputs from the scaler that is counting. As seen in Fig. 3, the data selector outputs are delivered to the memory circuit 72, for the near detector counts, and to the memory circuit 74, for the far detector counts.

Before discussing the memory circuits, however, it is useful to review the operation of the 25 address generator circuit 76 which controls the memory circuits. This circuit, shown in Fig. 8, must control the storing of the count rate after it has been detected and the reading out of the data in response to telemetry requests. Although the data storing and the data read operations are asynchronous, the memory where the data is temporarily accumulated must be accessible both for storing new counts quickly at the correct address and for reading out the accumulated 30 counts at another address when required by telemetry. Accordingly, two address scalers are provided to keep track of the separate addresses required for storing and reading and provision is made to give priority to storing new data. The telemetry, then, may read out data between storage operations.

In Fig. 8, the RSET pulse from the timing generator circuit 60 initially presets all the outputs 35 of the---store-address counter 188 high and holds them until the beginning of a new detection interval. The first DCLK pulse at the beginning of a new interval clocks counter 188 to all zeroes, and this is the address where the gate G16 counts, from the previous detection interval, are stored while the gate G, counts in the new interval are being accumulated in one of the detector pulse counter circuits 68, 70 (see Fig. 3). As previously described in connection with 40 Fig. 7, the counts from odd-numbered gates go to one scaler in the counter circuits and those from even-numbered gates go to the other. During the DCLK cycle, one scaler is actively counting while the other is holding the counts from the previous gate so that they can be added to the memory. Thus the G16 count for each detector is held in the -evennumbered- scaler for that detector until it is stored in the memory during the next succeeding G, period. The address 45 fixed in the memory during this store operation is the output of scaler 188, which is passed through a quad 2-channel data selector 190 to the memory circuits. As each DCLK pulse arrives, indicating a new gate, scaler 188 is incremented thereby changing the storage address.

As noted a separate address scaler 192 is provided for telemetry readout. Its clock and reset inputs are controlled by a system of gates 194, 196 and 198 which in turn are controlled by a 50 Johnson counter 200. This is done so that the telemetry address scaler 192 is clocked only for the data words read out, and not the sync/status part of the information supplied to telemetry.

The counter 200 is clocked by all positive-going edges of E and is reset by the telemetry reset signal RST, which should not be confused with the reset RSET from the timing generator 60.

The E pulse is generated in the telemetry interface circuit 78 (Fig. 3) and goes positive a desired 55 number of times per telemetry frame, e.g. 5, and is followed by the telemetry reset signal RST.

The NOR gate 194 keeps one input of the NAND-gate 196 low until the second time E goes positive in order to prevent the generation of memory address signals while the sync/status words are generated and transmitted. Then the output of gate 194 goes high and stays high for all of the data words in each telemetry frame, e.g. 4 (see Fig. 10), thus allowing counter 192 to 60 be clocked a corresponding number of times per frame to generate the memory read out address. After being clocked 16 times (4 frames) output Q. of the counter 192 goes high, thereby enabling the output of NAN D-gate 198 to go low the next time the- --1---output of counter 200, i.e. E signal, goes high. This resets counter 192 through gate 198 and keeps it in step with the E pulses. The Q. and Q, outputs of counter 192 control the frame indentification65 c 0 11 GB2113385A 11 bits in the sync/status word and are delivered to the sync/status circuit 80 (Fig. 3).

Flip-flop 202 controls data selector 190 such that the proper address counter, i.e., counter 188 or counter 192, has control of the memory address lines, AO-A3. Flip-flop 202 is set by the RDY signal and reset by WT', both from the timing generator 60. When flip-flop 202 is in the set condition, the data selector 190 selects the---store-address, and when it is in the reset condition, the selector 190 selects the -read-outaddress. As can be seen in Fig. 6, the RDY signal is the Q2 output of counter 160 and the WT' signal is the Q, output. Hence store occurs during one part of a cycle and transmission during the other part.

In addition to controlling the memory address lines, the circuit of Fig. 8 generates the LDS, I-DD, READ and CLR pulses. The LDS signal loads sync and status bits into a shift register in the 10 sync/status circuit 80. Shift registers in the memory circuits 72, 74 are loaded with data from memory at selected read- out addresses by the LDD signal. The READ signal causes the memory output to correspond to data at a selected address and the CLR signal sets the memory contents to zero at a selected address. The READ signal starts at the same time as LDD, but is of shorter duration. CLR occurs at the end of LDD. When READ and RDY are mixed together, they become 15 CS (Chip Select). When CLR and WT are mixed, they become WRT.

Interference between store and readout are prevented since LDS, LDD, and READ are not generated directly by a positive-going edge of E, but are generated by the first positive-going ECLK edge after E goes positive. The ECLK is applied to the Cp input of flip-flop 204. The D input is normally high, so Q is normally high. When E goes high, it is inverted by gate 206, 20 differentiated by R2 and C2 and coupled to the D input of flip-flop 204 through an RC delay, R, and C,. When the D input of flip-flop 204 is low, the first positive ECLK edge will make the Q output go low. This output is differentiated by R, and C, and is applied to two gates 208 and 210. If the---1---output of counter 200, designated E,, is high, an LDS pulse will appear at the output of gate 210. If E, is low, there will be an I-DD pulse at the output of gate 208. R, and 25 C, determine the duration of these pulses. A simultaneous positive pulse occurs at the output ofinverter 212, which is then differentiated by R3, C3 to become the READ pulse. The READ pulse and RDY pulse are combined in gate 214 to generate signal CS.

A flip-flop 216, which acts as a one-shot because its Q output is connected to its reset input R through time delay network R,, C6. It is triggered by the trailing edge of I-DD after the latter is 30 inverted and slightly delayed by a time delay network formed by R, and the input capacitance at clock input CP of flip-flop 216. The CLR pulse is taken from the (1 output of this flip-flop. Its duration is controlled by R, and C6. The CLR and WT signals are combined in NOR-gate 218 to create the WRT signal.

Flip-flop 220 plays a part in setting the parity bit in each word. It is triggered by the TCLK 35 signal from telemetry interface circuit 78 and is set by the output of gate 222. A PRT 1 signal from the far memory circuit 74 and the LDD signal control the inputs to gate 222. The operation of this gate and flip-flop 220 will be explained in more detail in connection with the memory circuit shown in Fig. 9.

The memory circuits 72 and 74 are the same and hence only one of them is shown in Fig. 9. 40 Each memory circuit includes two random access memories (RAM) 224 and 226, each capable of storing 4 data bits at 16 different addresses. The address lines A,-A3 for these memories come from the address generator circuit 76, shown in detail in Fig. 8. When read out, the complement of the data appears at the outputs. The outputs of the RAMs 224 and 226 and data inputs from the pulse counter circuits are applied to adders 228 and 230, respectively, 45 which are able to add two 4-bit binary numbers. When these adders are connected in series as shown, they can add these two 8-bit binary numbers. The results of this addition is stored in Quad D flip-flops 232 and 234. With this arrangement, the complement of the adder 228 and 230 outputs appears at the flip-flop 232 and 234 outputs when SET pulse from timing generator 60 goes positive. Thus it can be seen that the current gamma count in a particular 50 gate is added to the previous total count for that gate. Memories 224 and 226, therefore, store the total count for each gate for a number of neutron bursts, i.e., over a number of irradiation intervals.

Incoming data from a pulse counter circuit 68 or 70 goes to the B,-B, inputs of the adders, and the memory 224 and 226 outputs are connected to the A,-A, inputs. To store new data a 55 succession of RDY-SET-WT pulses is generated. The RDY pulse arrives on the CS line (shared with READ) and the WT pulse is on the WRT line. At the end of RDY, the memories latch on the new address supplied from the address generator 76. The data contained at that address appears at the (1 outputs of the RAM's 224 and 226 and the binary number it represents is added to the number supplied by the associated pulse counter circuit. After a short delay, the 60 SET pulse latches the sum into the D flip-flops 232 and 234. The SET pulse is followed by the WT pulse which writes the complement of the sum into the memories at the same address. In this connection it should be noted that the memory output is the complement of the number stored.

A shift register 236 is used for parallel-to-serial conversion of the data in the memory, when 65 12 GB2113385A 12 required by telemetry with the arrival of an I-DD pulse followed by the TLCK signal. A parity tree 238 is also provided for generating the parity bit that is part of each gate detector word (See Fig. 10).

Readout for telemetry requires a succession of I-DD, READ, and CLR pulses. Data at the desired address appears on the memory output lines at the end of the READ pulse. The READ 5 pulse is overlapped by I-DD, which loads this data into the shift register 236. At the end of LDD, the CLR pulse occurs, resetting the D flip-flops 232 and 234 so as to set all the Q outputs to 1 and simultaneously supplying a negative pulse on the WRT line so as to write the l's into the memory. This is the same as clearing that memory address, because the next time it is read out the result will be all zeroes.

Fig. 3 shows how the shift register and parity trees of the near and far memory circuits 72 and 74 are interconnected with each other and also with the SO (Shift Out) output of flip-flop 220 of the address generator circuit of Fig. 8. Both memory circuits 72 and 74 store data from a given detection gate simultaneously and both are read-out at the same time. As shown, the shift registers of the two memory circuits 72 and 74 are connected in series, with the SO output from the near detector memory circuit 72 connected to SI (Shift In) input on the far detector memory 74. The SI input of the near memory circuit comes from the SO output of flip-flop 220 in the address generator 76. This output controls the parity bit. The parity trees 238 in the memory circuits are also connected in series to form a single parity bit for the combined near and far word. The resulting output of the far detector memory parity tree (PRT 1) determines 20 whether flip-flop 220 in the address generator will be set by the I-DD pulse or will remain zero.

Following I-DD, the TCLK signal arrives from the telemetry interface 78 and causes the data to be shifted out. The first serial data bit is the most significant bit from the far memory 74. After the 8 far bits are sent, the 8 near bits are shifted out, followed by the parity bit.

As can be seen from Fig. 3, the data bits from the memory circuits are shifted in series 25 through the sync/status circuit 80 which adds the sync and status bits to the front of the data words. (See Fig. 10) Fig. 11 shows the details of the sync/status circuit with the data words applied to the S] input which leads to NAND-gate 240. The sync/status bits are applied to NAND-gate 242 and these two signals are combined in gate 244 to create the DATA signal output. To generate the sync/status bits the LDS pulse loads the shift registers 246 and 248 30 with parallel data, which is then shifted out by the TCLK signal while the E, signal is high. The LDS signal also triggers a flip-flop 250 which acts as a one-shot and resets the scaler 252 that has control of the four---spare-bits at the end of the sync/status word.

Flip-flop 254 is loaded via gate 255 by the LDS signal with the Q output of the parity tree 256, which is the parity bit for the sync/status bit in Fig. 10 Inputs P,- P, of shift register 248 35 are connected to + 5V. They control the first 4 DATA bits that are the sync signal. The other bits are the status signals and are applied to the rest of the shift register 248 inputs and the inputs of shift register 246 as follows:

TABLEIV

Circuit Input Signal 1 248 P, Plateau Check Status 248 P3 Eigh Voltage Status 45 (Neutrons On) 248 P2 L= Command 05 in effect 248 P, E = Command 06 in effect 246 P, G4 = Higher order Frame 1. D. bit 50 246 P, Q, = Lower order Frame LD. bit 246 P6 BC = Burst Control (ISP On) 246 P, CTS = Calibration Test 55 Status 246 PI-P4 Spares 254 D Parity Bit 60 The status signals applied to these shifting circuits come from the command signal circuit 64 and the address generator 76. Following the sync/status word, E, goes low. This connects the S[ input to the DATA output so that the serial data from the memory circuits 72 and 74 can be shifted onto the end of the sync/status word.

The DATA signal which includes the data words and the sync/status word is sent to the 65 13 GB2113385A 13 telemetry interface circuit 78, shown in detail in Fig. 12, for transmission uphole. This circuit establishes the number of words to be sent in each telemetry frame and the number of bits in each word. There are only two input lines to the telemetry interface circuit, i.e. the FCLK signal from the telemetry circuit 34 and the serial data, or DATA signal from the sync/status circuit. The outputs of the interface circuit are SIG and RST which go to the telemetry circuits 34, the E 5 signal which goes to the address generator 76, and TCLK which goes to the address generator 76, the memory circuits 72 and 74 and the sync/status circuits 80.

The telemetry circuits 34 starts sending FCLK signals when it is time to send data uphole. Before FCLK arrives, E and E' (the output of flip-flop 260 as described below) are low and TCLK is high. The first half cycle of FCLK makes E high because one input of an NAND-gate 258 goes 10 low after a short delay due to the R-C network on that input. The first time FLCK goes low, flipflop 260 is clocked, causing its output E' to go high. The G output of flip-flop 260 going low maintains E high by locking- up gate 258. The E signal is made to go high as soon as possible because the I-DD signal in the address generator circuit 76 can occur as late as one ECLK cycle after E goes high.

With the E' signal high, the AI signal at the output of NAND-gate 262 starts by going low and then follows the other input FCLK. The positive-going edges of All clock a flip-flop 264 whose G output is TCLK. The TCLK signal also clocks the scaler 266 on negative- going edges. The purpose of scaler 266 is to count the number of bits per word, including the sync word. After being clocked 19 times, the outputs B,, B,, and B, of scaler 266 are all high and as a result the 20 output B, of a NAND-gate 268 goes low. One-half FCLK cycle later, Al goes low, causing the output A, of gate 270 to go high. The A2 pulse resets flip-flop 260 through gate 272 and, hence, it resets E. Signal A2 also causes an A3 pulse to be generated in gate 274 and an A4 pulse to be generated in gate 276. The latter pulse resets flip-flop 264 and counter 266. In addition, the signal A2 adds a count to a word counter 278. The next time FCLK goes low, E' 25 goes high again and the process is repeated. At the end of 5 words, the G, and Q, outputs of word counter 278 cause the output D5 of gate 280 to go low. The next positive FCLK edge will pass through gate 282 and will trigger the one-shot comprised of gates 284 and 286 to produce the RST pulse. The RST pulse stops the FCLK from the telemetry circuits 34 and resets all the flip-flops and scalers in the interface circuit 78.

The output C2 of gate 288 is a series of 18 negative pulses, whose leading edges mark the boundaries of the 17 bits in a word. For C2 to go low, the output B6 of gate 290 must be high, i.e. either the B2 or B5 outputs of counter 266 must be low, TCLK must be high, and Al must be low. The 136 output provides the word sync interval by going low to stop the C2 pulse. The DATA, AT and TCLK signals are applied to gate 292 to create the Cl signal. For Cl to occur, 35 DATA must be high while Al and TCLK are both low. The Cl signal, when it occurs, is half-way between the C2 pulses. A signal C3 is an inverted mixture of Cl and C2 pulses, produced in inverter 294 and goes to the collector of a transistor 296. Waveform E' goes to the transistor base. The output (SIG) of the transistor at its emitter is connected to the emitter of a similar transistor in the telemetry circuits 34. When the telemetry is using the SIG line, the E' signal is 40 low so the transistor 296 will look like an open circuit. Likewise, when the interface circuit is sending SIG, a similar transistor in the telemetry circuit 34 is cut off.

Thus, it can be seen that an FCLK signal from the telemetry circuits 34 generates the TCLK signal that shifts the data from the memories and the sync/status circuit through the telemetry interface transistor 296 to the telemetry circuit 34 itself. During this time, the number of bits in 45 each word is counted and controlled as are the numbers of words in each frame.

The preferred procedure for computing r from the near detector count rates N,-N,, will now be described.

As previously mentioned, the signal counting circuits 38 at the surface accumulate the count rate data for a time At before transferring the data to the buffer storage 40 and being reset to 50 begin a new counting s equence. Accordingly, the counts per time gate, i. e., N,-N,, for the near gates NG,-NG,,, respectively, and F,-F,6 for the far gates FG,-FG,,, respectively, as transmitted to storage 40 and to the computer 42, are not actually count rates but are simply the counts accumulated within each gate over the data accumulation period At. Thus, where the data symbols N,-N,, and F,-F,, are referred to in the following discussion concerning the computation of r, it will be understood that these represent total counts over the time At, as the case may be, as distinct from the count rates generated for the respective time gates in the downhole scalers. To that end, an internal clock is provided in the surface equipment to measure the duration At of each accumulation period in order to obtain accurate count rates for each gate.

In broad terms, the procedure followed in computing r, and thereafter in selecting the scale factor F, is as follows: New values of r are calculated periodically for each detector based on ratios R formed for each detector from the respective net (background- corrected) count rates, as accumulated at the surface over the period At, from selected sets of time gates. These values are hereinafter designated T, for the near detector values and rF for the far detector values. As is 14 GB2113385A explained more fully hereinafter, there are preferably seven sets of gates, each corresponding to a different ratio R, for each of the four scale factors F. The particular combination of gates making up each ratio R is that combination which has been found to minimize the dispersion of T on a given interval of r, chosen as the interval of validity of the corresponding ratio. Although the same set of gates is used in computing both 7-, and 'rF, it is selected on the basis of a previously measured value Of T, only and is that set which is valid for such value of r, for the F value then in use. Using the gates thus identified, the ratios R, and RF are computed. The new values of r, and TF are then calculated from linear equations in the form:

r=a+bR-' (1) where a and b are coefficients which establish a linear relationship between R - ' and r over the interval of validity for that particular ratio R. The values of a and b for each ratio are computed beforehand and stored in the computer as a look-up library. Thereafter, the criteria for determining whether a change in the scale factor F is required are examined based on the new 15 value of r, from Eq. (1). If it is determined that the scale value F must be changed, the appropriate command is sent downhole to the control circuits 33 to select the new F value as above described. Preferably commands to change F are sent only at the beginning of a new data accumulation period At in order to avoid mixing data taken with two different F values.

This procedure, of course, is carried out repetitively in the course of a logging run, with new 20 values of r,, and 'rF being calculated at the end of each accumulation interval At and new values of the scale factor F being selected as required. Since, as noted, commands to change F are sent only at the beginning of an accumulation period and since the 7. computation and F selection procedure might well require an appreciable fraction of an accumulation period, commands to change F might be sent downhole at the beginning of every other accumulation period. For instance, for a typical logging speed of 1800 feet per hour, the accumulation time At at the surface might be approximately 1 second, to provide accumulation times At and hence T measurements, corresponding to 6 inch depth intervals. Changes in F could therefore be made as frequently as once per foot of depth, which is quite adequate to follow the most rapid r changes normally encountered, i.e. approximately 100 gsec per foot.

With reference now to Figs. 1 3A, 1313 and 14, the manner in which a library of gate sets for determining the ratios R, and RF and the corresponding values of the coefficients a and b for use in calculating T in accordance with Eq. (1) are developed may be seen. As a principal object of the r-computation procedure is to optimize the statistical precision of the value of r obtained therefrom, it is desirable to use as many ratios as possible in order to decrease the statistical 35 uncertainty of the result, but to use each ratio only over its r range of validity. In order to ascertain which ratios afford optimum statistical precision in 7. over the range of interest, some preliminary determinations must be made. First, it is desirable to allow for early non-exponential decay of the thermal neutron concentrations. This is done by choosing the first gate in each set as the one which begins most nearly at a time equal to twice the previous r, from the end of the 40 neutron burst. Second, the gates used in the numerator and the gates used in the denominator are preferably contiguous in time. This is equivalent to using counts from only one gate for each of the numerator and denominator, such as the gate AT, in Fig. 1 3A and the gate AT, in Fig. 1313, respectively. Following this, the number and identity of the gates included in each term of the ratio is determined empirically. As the initial step, the mean count rate in each gate is 45 determined from the expression:

A0 T? Cl - e 55 where: Nij represents the mean number of counts/sec in a gate which begins at a time Ti and ends at a time T, with respect to the end of the neutron burst; T, and T, are, respectively, the duration and repetition period of the neutron burst; and (where the times are expressed in units of seconds) A. is the total number of decay signal counts that would be detected following a single long burst of neutrons (T,> >,r) and BO is the total background counts/sec if a steady 60 neutron flux with the same intensity as that occurring during the neutron burst T, is assumed.

A. depends upon peak neutron yield and detector size, efficiency and spacing, as well as on tool environment. B,, depends on all of the foregoing and additionally upon time, since the major contributor to B. with a Nal detector is the 25 minute neutron activation of 1 in the detector 6 5 crystal. Typical observed values of A,, range from 50-100 counts for the near detector and from 6 5 -T.

el T J 80TR (T L) (2) Fri 'i GB2113385A 15 9-25 counts for the far detector. B. builds up to approximately 5 X 104 COU nts/sec and 0.6 X 104 counts/sec for the near and far detectors, respectively.

Using Eq. (2), the gate counting rates are calculated for a given F value. For example, for the case of F = 1, r = 137.5 jusec, A. = 50 counts and B. = 4 X 104 cps and using the gate times 5 and durations of Fig. 2, the following counting rate table is obtained:

TABLE V

Gate Net cps Background cps Gross cps

10 4 453.9 55.4 509.3 693.9 110.8 804.7 6 482.4 110.8 593.2 7 335.2 110.8 446.0 8 233.0 110.8 343.8 15 9 274.6 221.7 496.3 132.8 221.7 354.5 11 64.1 221.7 285.8 12 31.1 221.7 252.8 13 22.2 443.3 465.5 20 14 5.2 443.3 448.5 1.3 443.3 444.6 16 0.2 443.3 443.5 In Table V, the background counting rate is taken as the sum of the counting rates from gates G,, and G,, as applied proportionately to each gate. Since gates G, and G,, are each 200 gsec long, the background counting rate for gates G,, and G14, each also 200 gsec long, is one-half the G,, and G,, total, the background counting rate for gates G9-G12, each 100 gsee long, is one-quarter the gate G, and G16 total, and so forth.

A reasonable set of gates is then selected and the fractional standard deviation a,/R in the ratio R of the count rates from such gates is calculated from:

35 (3) 40 where: N, is the numerator net counting rate and D, is the denominator net counting rate. The standard deviations in the numerator counting rate a, and the denominator counting rate aD are given by:

C m = 11r, + 1 1 F 6 and (4) D AFc (5) where N, is numerator background counting rate, D, is the denominator background counting 60 rate, B is the sum of the counting rates from gates G, and G,, N, is the sum of N, and N, and D, is the sum of DN + D, Using Eq. (3), the fractional standard deviation a,/R of the ratio is computed for several different background smoothing times, e.g. 1, 2, 4 and 8 seconds. For instance, for the data of

16 GB2113385A 16 Table V the term N/B-/B in Eqs. (4) and (5) is 0.0336 for a 1-second averaging time, but is only one half of that, or 0.0186, for a 4-second averaging time. With the U,/R values thus obtained, the fractional standard deviation cr,/,r in r is calculated from:

G, - f - (T, 5 T P- (6) where:

10 ATi + A -1, (7) P- aT, mr - 1 -4 F2- /-Y 15 where: AT,, AT2, T, and T2 are the durations and times of the numerator and denominator gates as taken as single long gates in the manner illustrated in Figs. 1 3A and 1 3B.

Repeated solutions of Eqs. (3) and (6) are made for different gate sets, and their respective K 20 values from Eq. (7), until it is determined that the minimum a,/7- has been found. Some compromise may be required, since a ratio (gate set) which gives the best results with one background smoothing time may not be optimum with another.

By way of illustration, six different gate sets, each affording a different ratio R, have been selected for the case of Table V (,r = 137.5 [tsec and F = 1) as listed below in Table V1. The 25 results obtained from the solution of Eqs. (3) and (6) are shown opposite each ratio for both 1 - second and 4-second background smoothing times. The K value obtained through solution of

Eq. (7) for each ratio is also shown.

TABLE V1

1-Sec. Bkgnd. Ave. 4-Sec. Bkgnd. Ave.

Ratio K a,/R aIT a,/R rl (1) G4 + G,.553 7.33% 4.05% 6.58% 3.64%35 GB + G9 + G10 + G,, (2) G, + G,.722 5.72% 4.13% 5.35% 3.86% 40 G7 + GB + G9 + G10 (3) G, + G5.527 7.94% 4.19% 6.87% 3.62% G, + GB + G,, + G,, + G12 r (4) G4 + G,.670 6.02% 4.03% 5.47% 3.67% (6) G, + G5 G7+ GB + GB + Glo + G,, (5) G, + G5+ G,.599 7.15% 4.28% 6.37% 3.81% GB + G9 + Glo + G,, GB + G9 + G,() 598 6.92% 4.14% 6.43% 3.84%55 As may be seen, ratios (1) and (4) yield close to the same minimum value alr when 60 background is averaged for 1 second, whereas with 4-second averaging ratios (1) and (3) are best, with ratio (4) close behind. In this case, therefore, ratio (1) would be the preferred ratio for use where T is within the neighborhood of 137.5 Usec and F = 1. (See also Table VII below.) The data of Table V[ also shows that there is not a great deal of variation between the best and the worst values of a,/,r among all of the ratios. This occurs because the corresponding variation 65 1 p 17 GB2113385A 17 in K tends-to compensate for the variation in arR/R with different ratios.

Tables like Tables V and V[ are also prepared for other r's within each r range and for all of the other r ranges over the full range of interest, e.g. from 50 gsec to 600 gsec. In general, calculations are preferably made for three T's within each r range, suitably the mean value and one near or at each extreme of the range. For instance, for the r of 131.3143.8 gsec, calculations might be made for r's of 131 gsec, 137.5 and 144 gsec. The ratio which bet minimizes aIT over the entireT range is then selected as the one to be used for that particular range.

The same process is repeated for each of the remaining F values of V1,3, NA and 3 to build up a complete library of ratios for all of the scale factors. Tables V and VI, it will be recalled, represent only a single F value, i.e., F = 1, and only a singleT, i.e., r = 137.5 jusec.

It will be appreciated, therefore, that the foregoing calculations will lead to a number of ratios, or gate sets, for each F value, with each ratio corresponding to a particular r range, as aforementioned. The number of ratios used for each F will depend upon the number of F values used and on the desired degree of precision in r. With 4F's, it has been found preferable to use 15 seven ratios for each F value. This number of ratios allows precise calculation of T over the full r range associated with each F value. The particular T limits for each ratio and for each F value may of course vary from those described herein, which are illustrative.

In accordance with the foregoing, a representative library of ratios for the full r range of from approximately 50 gsec to approximately 600 gsec might be as follows (for convenience, the 20 symbol G has been omitted from the gate numbers):

18 GB 2 113 385A 18 TABLE V11 r Range F Ratio Equation for r R r< 61.3 [is 1 /V's 1 +2 r = 21.9 + 40.4 R 5+6+7+8+9 61.3-68.5 1 /V's 2+3 r = 27.9 + 42.2 R 10 6+7+8+9+10 63.5-75.8 1 /v.3 3+4 T = 33.6 + 43.9 R 15 7 + 8 + 9 + 10 + 11 75.8-83.0 1 /v,3 4+5 r = 35.4 + 71.6 R - 8+9+10+11 20 83.0-93.8 1 /v,3 5+6 r = 39.0 + 94.8 R - 9+10+11 +12 93.8-108.3 1 /vl'3 6+7 1. = 30.9 + 75.2 R 25 9 + 10 + 11 + 12 + 13 T> 108.3 1 / N/09 7+8 r = 36.5 + 95.0 R1 30 io + 11 + 12 + 13 r< 106.3 1 1 +2 38.0 + 69.9 R 35 5+6+7+8+9 106.3-118.8 1 2+3 r=48.4+73.1 R 6+7+8+9+10 40 118.8-131.3 1 3+4 r = 58.2 + 76.1 R 7 + 8 + 9 + 10 + 11 131.3-143.8 1 4+5 r=61.3+124.1 R 45 8+9+10+11 143.8-162.5 1 5+6 r=67.6+164.2R-1 50 9+10+11 +12 162.5-187.5 1 6+7 r= 53.6 + 130.3 R-' --- 55 9 + 10 + 11 + 12 + 13 r> 187.5 1 7+8 T=63.2+ 164.6 R-' 10 + 11 + 12 + 13 60 T< 184.0 gs V3 1 +2 T = 65.8 + 121.1 R 5+6+7+8+9 19 GB2113385A 19 TABLE VII (cont.) T Range F Ratio Equation for r R 5 184.0-205.7 V13 2+3 r = 83.7 + 126.7 R 6+7+8+91+10 205.7-227.3 V19 3+4 = 100.9 + 131.8 R 10 7 + 8 + 9 + 10 + 11 227.3-249.0 V3 4+5 T= 106.2+215.0 R-' 15 8+9+10+11 249.0-281.5 V19 5+6 r = 78.9 + 266.0 R - 8+9+10+11 20 281.5-324.8 V3 6+7 T = 72.7 + 265.5 R - 9+10+11 +12 25 r> 324.8 V13 7+8 7109.4+285.0 R-' + 11 + 12 + 13 7.< 318.8 3 1 +2 114.0+209.7 R-' 30 5+6+7+8+9 318.8-356.3 3 2+3 T= 145.0+ 219.4 R-' 35 6+7+8+9+10 356.3-393.8 3 3+4 111.0+ 206.3 R-' 6+7+8+9+ 10 40 393.8-431.3 3 4+5 r = 136.2 + 305.1 R 7 + 8 + 9 + 10 + 11 45 431.3-487.5 3 5+6 r= 136.7 +461.0 R-' 8+9+10+11 487.5-562.5 3 6+7 126.1 + 460.0 R - 50 9+10+11 +12 r>562.5 3 7+8 r 139.5 + 494.0 R - 55 + 11 + 12 + 13 There is no simple relationship between R and r from which r may be obtained directly once the ratio has been calculated. However, as each ratio R is used over only a limited range of r, a linear relationship can be established between R and r which closely approximates the true relationship therebetween. For instance, the dashed curve 298 in Fig. 14 illustrates an example of the true relationship between T and R - 1 given by the equation:

-1 GB2113385A 20 T1 - 1-2.

(8) 5 (8) where the terms AT- AT,, T. and T, are defined according to Figs. 1 3A and 1 3B.

Eq. (8) is solved with assumed values of -, over the range 50 gsec to 200 usec, using the gate 10 set (G, + Gj/(G, + G9 + G., + G..), where G, = 25 [isec, G, and G, = 50 gec each, and G,, G., and G.. = 100 lisec each, and curve 298 of Fig. 14 is the result. In this instance, F 1.

From Table V11, the region of the dashed curve 298 over which the highest accuracy in is required is from 131.3 psec to 143.8 gsec, this being the. interval of validity for the particular gate set and F value represented by curve 298- Accordingly, the solid straight-line curve 300 in 15 Fig- 14 is made to fit these points as closely as possible by entering the -, and R---values in Eq.

(1) for each of these points and solving the resulting simultaneous equations for the values of the coefficients a and b. This gives, for the example of Fig. 14, an a value of 61.3 and a b value of 124. 1.

A solution of the equation for curve 300 in Fig. 14, i.e., 61.3 + 124.1 R - ', for the R 20 values used in plotting Fig. 14 gives calculated, values as shown in Table Vill, which it may be seen that the accuracy of the calculated, is t 1 % or better over approximately a 2-to-1 -, range, namely, from 100 gsec to 200 lisec.

TABLE V111

True 7 R - ' (jj. s e c) Calc. -, (p.sec) 50 0.0388 66.1 30 0.1520 80.2 0.3194 100.9 0.4340 115.2 0.5133 125.0 137.5 0.6139 137,5 35 0.7147 150.0 0.9126 174.6 1.1014 198.0 40 The values of the coefficients a and b for the remaining combinations of F and gates sets of Table V11 are determined in a like manner to develop the complete library of expressions of Eq.

(1) for use in solving for r, and -,,, based on respective measured valuesof R, and R,. These expressions are also listed in Table VII opposite the corresponding ratios and are also stored in the computer 42 in correspondence with the associated F value and ratio gate set. It will be understood that values of the coefficients a and b will differ from those set out in Table V11 if F values other than 1 1, %A9 and 3 are used or if different gates are used in determining the ratios R.

As mentioned, the counting rates from the various gates used in computing the ratios R, and R, are net counting rates over the accumulation period At. To obtain the net counting rates, it is necessary to determine the background counting rate and subtract the appropriate amount from the gross gate counting rates. As background counting rate is unknown and varies, it must be estimated. Since the background counting rates generally change slowly, it is permissible to average it over a relatively long time, i.e. 4-8 seconds as compared to a normal accumulation period At of 1 second for the gross gate counting rate. It has been found that for the first four 55 sets of gates and equations for each F value in Table VII, it is sufficient to assume that gates 15 and 16 contain background signal, and the gross counting rates N,, and N,, from these gates may simply be accumulated and averaged over the background accumulation period and then subtracted from the gross counting rates from the gates to be used in determining the ratios. In the case of the last three gate sets and equations for each F value, however, it has been found 60 necessary to adjust the coefficients a and b to correct for the presence of a small, but significant, amount of decay signal in the gross counting rates 15 and 16. The manner in which this background adjustment is made may be seen by considering, as an example, the case of

F = 1 and R = (G, + GJ/(G10 + G,,G +, + G,J. First, the true mean counting rates N,, N, N1,, etc. in each of the gates G,, G,3, G,,, etc. must be determined. This may be done as described 65 M -0 f 1k p 21 GB2113385A 21 above by use of Eq. (2). For the example at hand, and assuming r = 185 gsee, A. = 100 and F = 1 and using the neutron burst and detection gate times of Fig. 2, Eq. (2) yields the following---true-decay signal count rates (in cps) in each of the gates of interest: N, = 881.0, N8 = 672.3, N10 = 526.9, N1, = 306.8, N12 = 178.8, N13 = 164.8, N,5 = 18. 9 and N16 = 6.4.

The magnitude of the decay signal which would be subtracted from a 200 gsec time gate along with the background, therefore, would be (N1, + N1J/2 = 12.65 cps. This would give apparent

11 net- count rates (in cps) for the gates of interest of N7(net) = 881.012.65/4 = 877.8, N8 672.3-12.65/4 = 669. 1, N1, = 526.9-12.65/2 520.6, N1, 306.8-112.65/2 = 300.5, N12 = 178.8-12.65/2 172.5 and N13 164.8-12.65 = 152.2. Similarly, for r = 210 gsec (all other parameters remaining the 10 same), Eq. (2) yields true decay signal count rates (cps) of N7 = 1019.2, N, = 803.0, N1, = 702.8, N11 = 436.8, N12 = 271.6,1\11, = 273,N1, = 40.6, and N1, = 15.7. Summing the count rates from gates G15 and G, and dividing by two, the decay signal subtracted along with background from a 200 ttsee gate to obtain the---net-count rate would be 28.15 cps. The respective---net-count rates (in cps) therefore, are N7 = 1012.2, N, = 796.0, N10 = 688.7, 15 N, = 422.7, N1, = 257.5, N1, = 244.9.

Forming the ratio R = (N, + NJ/(N,, + N1, + N12 + N1,) for both r = 185 gsee and r = 210 jusec, the respective values of R are 1.350 and 1. 1205, with the corresponding values of R - 1 being 0.7407 and 0.8925. The two sets Of T's and R's may then be used to solve for the adjusted values of the coefficients a and b in Eq. This gives a = 63.0 and b = 164.7, so that if 20 gates G15 and G, are used for background, the resulting equation for the gate set (N

7 + NJ/(N10 + N1 1 + N12 + N13) is r = 63.0 + 1 64.7R - 1. This is not quite identical to the equation for this gate set in Table VII, since that equation was made to fit the---true-r vs. R - 1 curve at r's of 187 gsec and 212.5 gsec, whereas r's of 185 and 210 have been used for the purpose of this example. However, the differences between the two equations are quite minor. It 2 will be appreciated, therefore, that the presence of decay signal in the - background- gates G15 and G, may properly be accounted for in the foregoing way for each of the last three gate sets and equations for all F values.

Eq. (7) for K assumes that there is no significant decay signal in gates G, and G,,, but only background signal. An alternative method of determining K, and one which can be used 30 whether or not there is non-negligible signal mixed with background in gates G,, and G,, is to calculate a AR - 1 to go with a A7., and then solve for K from:

Al. AR-1 35---K- (8) T R- For example, to find K for the case of F = 1 and r = 200 ttsec using the gate set (G7 + GB)/(G10 + G, + G12 + G,3) and further usng gates G, and G, for background, values of

R - 1 are computed as before by solving Eq. (2) for the respective gate counting rates and taking 40 the inverse of the ratio for two values of 7. spaced on either side of the r in question, i.e.

r = 200 ttsec. Hence, for example, for r = 213 ttsec and 187 ttsec, for a Ar of 26 gsec, values of R - ' of 0.9 105 and 0.7527, respectively, are obtained, for a AR - 1 of 0. 1578. For the mean T of 200 ttsec, the mean R - 1 is 0.8316. K is then readily obtained from Eq. (8) by inserting 200 gsec for r, 0.8316 for R - 1, 26 gsec for Ar and 0. 1578 for AR - 1, giving for K a value of 45 0.685. This value is then used in Eq. (6) to determine the fractional standard deviation in r.

As noted above, the same time gates are used for the far detector 26 as for the near detector 24, i.e., NG, = FG, NG2 = FG2,... NG, = FG1, and the same F value, selected on the basis of new r,, is also used for both detectors. Likewise, r, is calculated based on the same type of equation as 7-,, i.e., the equations of Table VII, but using of course the counting rates from the 50 far-detector gates. Background correction of the far-detector counting rates, and of the coefficients a and b if needed, is made in the same manner as described above in connection with the near detector. Because 7-F tends to be larger than r,, the first gate chosen for calculating rF is generally less than 2 X 7-, from the end of the neutron burst. While this does not 55 seriously affect the value of 'rF, having the far-detector gates begin closer than 2 X 7-F affords the substantial statistical advantage of significantly increasing the counting rates in the far-detector gates. For instance, if rF 'S 1.15 X 7.,, the far-detector counting rates F, F2... F,. are on the order of 1.3 times higher than would be the case if TF equalled r,. The fact of rF being larger than 'rN does result in relatively more decay signal in gates FEi,5 and M1,,. This effect, however, does not appear significant, and at the most rF might be decreased as a result thereof by about 60 1 % when 'rF = 1. 15 rN. An important benefit of 7-F is that it is substantially free of neutrondiffusion effects. It is, therefore, quite useful for applications where diffusion effects must be considered.

Once r, and '-F have been determined, IN and 5-, can readily be computed using the expression:

22 GB2113385A 22 1 = 4550 (9) where 1 is in capture units and r,, or r,, is in [tsec.

It may also be desirable to obtain a ratio, generally designated the N/F ratio, of the counting rates from certain near and far detector gates. Such a ratio, plotted against 5., and/or 1,, is useful in obtaining apparent values of porosity and water salinity in accordance with U.S. patent No. 3,971,935, granted July 27, 1976 to W. B. Nelligan. The ratio N/F may take various 10 forms, but preferably is formed from the gates used in computing r plus all intermediate gates. For example, for the case of F = 1 and R = (G, + G,)/(G, + G,, + G,, + G12 + G,,) a suitable form of the ratio would be:

N N, + N, + N, + N, + Nj, + N11 + N12 + Nj, F F, + F, + F, + F, + F,, + F,, + F12 + F13 (10) where N,, N13 and F6, F13 are net counting rates averaged over the accumulation period 2 0 At. 20 As noted above, the telemetry circuits 34 and 36 may comprise any suitable bi-directional telemetry system, and the details thereof do not form a part of the present invention.

Attention is directed to our co-pending Patent Applications Nos. 79 35 429 (Publication No.

2 036 303), 82 28889 (Publication No.) and 82 28890 (Publication No. 25 R

Claims (16)

1. Method for detecting the decay with time of thermal neutrons in an earth formation, comprising:

irradiating an earth formation with a discrete burst of fast neutrons; 30 detecting indications of the concentration of thermal neutrons in the formation following the neutron burst and generating signals in response thereto; and transmitting signals from the detector means during a time gate sequence which begins following a predetermined time delay after termination of the neutron burst and which includes a plurality of groups of time gates, each group of which itself comprises a plurality of discrete 35 time gates, the durations of the time gates being substantially equal within each separate gate group and progressively increasing from group to group in said sequence.

2. The method of claim 1, wherein said discrete time gates in each group are contiguous.

3. The method of claim 2, wherein said groups of time gates are contiguous.

4. The method of claim 1, 2 or 3, wherein the number of discrete time gates within each group equals the number of gate groups in said sequence.

5. The method of any one of the preceding claims, wherein the duration of the individual time gates in each gate group after the first-occurring gate group in said sequence is larger by a finite factor than the duration of the individual discrete time gates within the next preceding gate group in said sequence. 45

6. The method of claim 5 wherein said finite factor is a multiple of the duration of the individual time gates within said next preceding gate group.

7. The method of claim 6, wherein: there are four groups of gates in said sequence of time gates and four discrete time gates within each gate group; and the finite factor by which the duration of the individual discrete time gates in succeeding gate groups is larger than that of the individual time gates in the next preceding gate group is two, whereby the gate duration in the second-occurring gate group is twice the gate duration in the first- occurring gate group, the gate duration in the third-occuring gate group is twice the gate duration in the second-occurring gate group, and the gate duration in the fourth-occuring gate group is twice the gate duration in the third-occurring gate group. 55

8. The method of any one of preceding claims, wherein the durations of said time gates progressively increase with time following termination of the neutron burst from a shortest duration less than the duration of the neutron burst to a longest duration at least as large as the duration of the neutron burst.

9. Apparatus for detecting the decay with time of thermal neutrons in an earth formation, comprising:

means for irradiating an earth formation with a discrete burst of fast neutrons; detector means for detecting indications of the concentration of thermal neutrons in the formation following the neutron burst and for generating signals in response thereto; and signal gating means for transmitting signal from the detector means during a time gate 1 23 GB2113385A 23 sequence which begins following a predetermined time delay after termination of the neutron burst and which includes a plurality of groups of time gates, each group of which is itself comprised of a plurality of discrete time gates, the durations of the time gates being substantially equal within each separate gate group and progressively increasing from group to 5 group in said sequence.

10. The apparatus of claim 9, wherein said discrete time gates in each group are contiguous.

11. The apparatus of claim 10, wherein said groups of time gates are contiguous.

12.The apparatus of claim 9, 10 or 11, wherein the number of discrete time gates within each gate group equals the number of gate groups in said sequence.

13. The apparatus of any one of the preceding claims, wherein the duration of the individual discrete time gates in each gate group after the first-occurring gate group in said sequence is larger by a finite factor than the duration of the individual discrete time gates within the nextpreceding gate group in said sequence.

14. The apparatus of claim 13 wherein said finite factor is a multiple of the duration of the 15 individual time gates within said next-preceding gate group.

15. The apparatus of claim 14 wherein:

there are four groups of gates in said sequence of time gates and four discrete time gates within each gate group; and the finite factor by which the duration of the individual discrete time gates in succeeding gate 20 groups is larger than that of the individual discrete time gates in the next-preceding gate group is two, whereby the gate duration in the second-occurring gate group is twice the gate duration in the first-occurring gate group, the gate duration in the third-occurring gate group is twice the duration in the second-occurring gate group and the gate duration in the fourth-occurring gate group is twice the gate duration in the third-occurring gate group.

16. The apparatus of any one of claims 9 to 15, wherein the durations of said time gates progressively increase with time following termination of the neutron burst from a shortest duration less than the duration of the neutron burst to a longest duration at least as large as the duration of the neutron burst.

CLAIMS (26 Jan 1983) 9. Apparatus for detecting the decay with time of thermal neutrons in an earth formation, comprising: means arranged to irradiate an earth formation with a discrete burst of fast neutrons; 35 detector means arranged to detect indications of the concentration of thermal neutrons in the 35 formation following the neutron burst and for generating signals in response thereto; and signal gating means arranged to transmit signals from the detector means during a time gate sequence which begins following a predetermined time delay after termination of the neutron burst and which includes a plurality of groups of time gates, each group of which is itself comprised of a plurality of discrete time gates, the durations of the time gates being substantially equal within each separate gate group and progressively increasing from group to group in said sequence.

Printed for Her Majesty's Stationery Office by Burgess & Son (Abingdon) Ltd-1 983. Published at The Patent Office, 25 Southampton Buildings, London, WC2A lAY, from which copies may be obtained.