GB1579224A - Handling of independently requested operations in an electronic circuit - Google Patents

Handling of independently requested operations in an electronic circuit Download PDF

Info

Publication number
GB1579224A
GB1579224A GB1791577A GB1791577A GB1579224A GB 1579224 A GB1579224 A GB 1579224A GB 1791577 A GB1791577 A GB 1791577A GB 1791577 A GB1791577 A GB 1791577A GB 1579224 A GB1579224 A GB 1579224A
Authority
GB
United Kingdom
Prior art keywords
gate
type
signal
request
operations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB1791577A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of GB1579224A publication Critical patent/GB1579224A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
GB1791577A 1976-04-30 1977-04-29 Handling of independently requested operations in an electronic circuit Expired GB1579224A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19762619238 DE2619238C3 (de) 1976-04-30 1976-04-30 Verfahren und Anordnung zur zeitlichen Einordnung von unabhängigen Operationen, die in einem elektronischen Schaltungssystem ablaufen

Publications (1)

Publication Number Publication Date
GB1579224A true GB1579224A (en) 1980-11-12

Family

ID=5976817

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1791577A Expired GB1579224A (en) 1976-04-30 1977-04-29 Handling of independently requested operations in an electronic circuit

Country Status (4)

Country Link
DE (1) DE2619238C3 (enExample)
FR (1) FR2349916A1 (enExample)
GB (1) GB1579224A (enExample)
NL (1) NL7704746A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736336A (en) * 1979-09-12 1988-04-05 Bull, S.A. Asynchronous demand selector with multi-tape delay line

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55132593A (en) * 1979-04-02 1980-10-15 Fujitsu Ltd Refresh control method for memory unit
JPS621187A (ja) * 1985-06-26 1987-01-07 Toshiba Corp ダイナミツクメモリのアクセス制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736336A (en) * 1979-09-12 1988-04-05 Bull, S.A. Asynchronous demand selector with multi-tape delay line

Also Published As

Publication number Publication date
DE2619238B2 (de) 1978-03-02
FR2349916A1 (fr) 1977-11-25
NL7704746A (nl) 1977-11-01
DE2619238C3 (de) 1978-11-02
FR2349916B3 (enExample) 1980-02-01
DE2619238A1 (de) 1977-11-10

Similar Documents

Publication Publication Date Title
US4426681A (en) Process and device for managing the conflicts raised by multiple access to same cache memory of a digital data processing system having plural processors, each having a cache memory
US4130864A (en) Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request
US4554659A (en) Data communication network
US4159516A (en) Input/output controller having selectable timing and maskable interrupt generation
US4740891A (en) Asynchronous state machine
US5311475A (en) High speed full and empty flag generators for first-in first-out memory
US4627018A (en) Priority requestor accelerator
US4189766A (en) Racing circuit for controlling access of processor units to a common device
US4158883A (en) Refresh control system
GB1020244A (en) System for controlling a multistage switching network
JPS595935B2 (ja) デイジタルシヨリソウチ
US3059221A (en) Information storage and transfer system
US3273131A (en) Queue reducing memory
US4985890A (en) Data transmission unit
EP0481908A2 (en) Bus master with antilockup and no idle bus cycles
US5355397A (en) Clock start up stabilization for computer systems
US4249093A (en) Multiple request arbitration circuit
US5594743A (en) Fifo buffer system having an error detection and correction device
US3117307A (en) Information storage apparatus
US5008880A (en) Data transmission apparatus
US4500953A (en) Data transfer abnormality processing system
GB1579224A (en) Handling of independently requested operations in an electronic circuit
US3644895A (en) Buffer store arrangement for obtaining delayed addressing
US3982108A (en) High-speed counter with reliable count extraction system
US3353162A (en) Communication line priority servicing apparatus

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee