GB1579165A - Data processing apparatus - Google Patents

Data processing apparatus Download PDF

Info

Publication number
GB1579165A
GB1579165A GB22586/77A GB2258677A GB1579165A GB 1579165 A GB1579165 A GB 1579165A GB 22586/77 A GB22586/77 A GB 22586/77A GB 2258677 A GB2258677 A GB 2258677A GB 1579165 A GB1579165 A GB 1579165A
Authority
GB
United Kingdom
Prior art keywords
address
successive
channel
store
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB22586/77A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1579165A publication Critical patent/GB1579165A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
GB22586/77A 1976-06-01 1977-05-27 Data processing apparatus Expired GB1579165A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/691,953 US4040037A (en) 1976-06-01 1976-06-01 Buffer chaining

Publications (1)

Publication Number Publication Date
GB1579165A true GB1579165A (en) 1980-11-12

Family

ID=24778666

Family Applications (1)

Application Number Title Priority Date Filing Date
GB22586/77A Expired GB1579165A (en) 1976-06-01 1977-05-27 Data processing apparatus

Country Status (7)

Country Link
US (1) US4040037A (enExample)
JP (1) JPS52147032A (enExample)
CA (1) CA1084632A (enExample)
DE (1) DE2720864C3 (enExample)
FR (1) FR2353900A1 (enExample)
GB (1) GB1579165A (enExample)
IT (1) IT1115480B (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4302818A (en) * 1979-07-10 1981-11-24 Texas Instruments Incorporated Micro-vector processor
JPS5660933A (en) * 1979-10-22 1981-05-26 Nec Corp Information processor
DE3382684T2 (de) * 1982-11-16 1993-08-26 Unisys Corp Blockzaehlersystem zur ueberwachung des datentransfers.
CA1211573A (en) * 1982-12-07 1986-09-16 Glenn T. Hotchkin System for regulating data transfer operations
US4542457A (en) * 1983-01-11 1985-09-17 Burroughs Corporation Burst mode data block transfer system
DE69028462T2 (de) * 1989-08-11 1997-03-27 Ibm Vorrichtung zur Verbindung von einer Steuereinheit mit parallelem Bus mit einem Kanal mit serieller Verbindung
US5459838A (en) * 1992-09-24 1995-10-17 International Business Machines Corporation I/O access method for using flags to selectively control data operation between control unit and I/O channel to allow them proceed independently and concurrently
US5584039A (en) * 1993-11-08 1996-12-10 International Business Machines Corporation System for coordinating execution of multiple concurrent channel programs without host processor involvement using suspend and resume commands to control data transfer between I/O devices
US6185631B1 (en) 1998-10-14 2001-02-06 International Business Machines Corporation Program for transferring execution of certain channel functions to a control unit and having means for combining certain commands and data packets in one sequence
US6240446B1 (en) 1998-10-14 2001-05-29 International Business Machines Corporation Multiplexing of multiple data packets for multiple input/output operations between multiple input/output devices and a channel subsystem having multiple channels
US6330585B1 (en) 1998-10-14 2001-12-11 International Business Machines Corporation Transfer information using optical fiber connections
US6230218B1 (en) * 1998-10-14 2001-05-08 International Business Machines Corporation Apparatus for transferring execution of certain channel functions to a control unit and having means for combining certain commands and data packets in one sequence
US6609165B1 (en) 1999-09-27 2003-08-19 International Business Machines Corporation Method and apparatus for using fibre channel extended link service commands in a point-to-point configuration
US6499066B1 (en) 1999-09-27 2002-12-24 International Business Machines Corporation Method and apparatus for using fibre channel test extended link service commands for interprocess communication
US20080181399A1 (en) * 2007-01-29 2008-07-31 Sun Microsystems, Inc. Composite cryptographic accelerator and hardware security module

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3488633A (en) * 1964-04-06 1970-01-06 Ibm Automatic channel apparatus
US3688274A (en) * 1970-12-23 1972-08-29 Ibm Command retry control by peripheral devices
US3725864A (en) * 1971-03-03 1973-04-03 Ibm Input/output control
US3728693A (en) * 1972-04-28 1973-04-17 Burroughs Corp Programmatically controlled interrupt system for controlling input/output operations in a digital computer

Also Published As

Publication number Publication date
US4040037A (en) 1977-08-02
FR2353900B1 (enExample) 1979-03-09
CA1084632A (en) 1980-08-26
DE2720864C3 (de) 1980-02-28
JPS5611333B2 (enExample) 1981-03-13
FR2353900A1 (fr) 1977-12-30
DE2720864A1 (de) 1977-12-08
IT1115480B (it) 1986-02-03
JPS52147032A (en) 1977-12-07
DE2720864B2 (de) 1979-06-28

Similar Documents

Publication Publication Date Title
US4814981A (en) Cache invalidate protocol for digital data processing system
GB1579165A (en) Data processing apparatus
US4860244A (en) Buffer system for input/output portion of digital data processing system
KR100979825B1 (ko) 직접 메모리 액세스(ｄｍａ) 전송 버퍼 프로세서
US4475155A (en) I/O Adapter with direct memory access to I/O control information
US4214304A (en) Multiprogrammed data processing system with improved interlock control
EP0055370B1 (en) Independent handling of i/o interrupt requests and associated status information transfers
US3728693A (en) Programmatically controlled interrupt system for controlling input/output operations in a digital computer
EP0155211A2 (en) System for by-pass control in pipeline operation of computer
US3909798A (en) Virtual addressing method and apparatus
EP0567243A1 (en) Processor cache mask bits for post-demand memory access
US4521850A (en) Instruction buffer associated with a cache memory unit
GB1588396A (en) Data processing apparatus
US3725872A (en) Data processing system having status indicating and storage means
GB1434186A (en) Multiprocessor computer systems
US4631668A (en) Storage system using comparison and merger of encached data and update data at buffer to cache to maintain data integrity
US4385365A (en) Data shunting and recovering device
US4365296A (en) System for controlling the duration of the time interval between blocks of data in a computer-to-computer communication system
JPH0332818B2 (enExample)
US4882673A (en) Method and apparatus for testing an integrated circuit including a microprocessor and an instruction cache
US4800490A (en) Buffer storage control system having a priority circuit
CA1228678A (en) Method for controlling buffer memory in data processing apparatus
EP0099462B1 (en) Apparatus and method for buffering data in a data processing system
AU595211B2 (en) Apparatus for input/output notification to a processor
US4802125A (en) Memory access control apparatus

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee