GB1558957A - Isolating semiconductor devices - Google Patents
Isolating semiconductor devices Download PDFInfo
- Publication number
- GB1558957A GB1558957A GB1411378A GB1411378A GB1558957A GB 1558957 A GB1558957 A GB 1558957A GB 1411378 A GB1411378 A GB 1411378A GB 1411378 A GB1411378 A GB 1411378A GB 1558957 A GB1558957 A GB 1558957A
- Authority
- GB
- United Kingdom
- Prior art keywords
- region
- epitaxial layer
- semiconductor
- substrate
- well
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Description
(54) ISOLATING SEMICONDUCTOR DEVICES
(71) We, STANDARD TELE
PHONES AND CABLES LIMITED, a
British Company of 190 Strand, London
W. C. 2, England, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:
This invention relates to semiconductor isolation techniques and to semiconductor structures fabricating thereby, and in particular to an isolation technique for a monolithic linear amplifier.
Accorciin-t------ An embodiment of the invention will now be described with reference to the accompanying drawing which is a schematic view of a semiconductor device provided with dielec- tric isolation.
Referring to the drawing, an n +type silicon substrate 11 is provided with an n-type epitaxial layer 12. A well 13 is etched into the substrate from the underside and in a region in register with a region 20 of the epitaxial layer 12 in which a circuit is to be formed, the well extending through the substr ; it- t- 3 r"-'
ERRATUM SPECIFICATION NO 1558957 Page 52 below heading (52) Index at Acceptance insert (72) Inventor TONY CESARIWES DENTON Bas 757171' page 1, below headi g () THE PATENT OFFICE 1 April 1980 . 01,) IdLC saici . c, lon trom the epitaxial layer and the substrate.
According to another aspect of the inven- tion there is provided a semiconductor structurc, including a semiconductor substrate on a major surface of which an epitaxial layer is disposed, a semiconductor device formed in a region of the epitaxial layer, a well provided in said substrate extending from a surface opposite said one surface substantially to the epitaxial layer and in register with the region, and an annulus of oxidised semiconductor material surrounding said region and extending through the epitaxial layer into said well, the annulus isolating the region from the epitaxial layer and the substrate. uy uY m uxiae above the surface can be reduced by first etching a moat in the region where the oxidation is to be performed. As a typical semiconductor device is less than 100 microns square, the oxide region 15 has sufficient strength to support the isolated region 20 of the silicon wafer 12.
The isolation technique is applicable primarily to the fabrication of a monolithic amplifier structure in which the isolated region contains the input transistor of the amplifier, the driver and output stages of the amplifier being formed in adjacent nonisolated regions of the epitaxial layer and coupled to the input transistor via metallised connections.
The transistor comprising the stages of the (54) ISOLATING SEMICONDUCTOR DEVICES
(71) We, STANDARD TELE
PHONES AND CABLES LIMITED, a
British Company of 190 Strand, London
W. C. 2, England, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:
This invention relates to semiconductor isolation techniques and to semiconductor structures fabricating thereby, and in particular to an isolation technique for a monolithic linear amplifier.
According to one aspect of the invention there is provided a method of isolating a semiconductor device formed in a region of an epitaxial semiconductor layer disposed on a major surface of a semiconductor substrate, the method including etching a well into the substrate from a surface opposite the major surface, said well being in register with the region and extending substantially tQ the epitaxial layer, masking the surface of'the epitaxial layer so as to leave an annulus of exposed semiconductor material surrounding said region, and subjecting the masked surface to an oxidation process so as to grow a ring of oxide through the epitaxial layer and into the A, ell so as to electrically isolate said region from the epitaxial layer and the substrate.
According to another aspect of the invention there is provided a semiconductor structure, including a semiconductor substrate on a major surface of which an epitaxial layer is disposed, a semiconductor device formed in a region of the epitaxial layer, a well provided in said substrate extending from a surface opposite said one surface substantially to the epitaxial layer and in register with the region, and an annulus of oxidised semiconductor material surrounding said region and extending through the epitaxial layer into said well the annulus isolating the region from the epitaxial layer and the substrate.
An embodiment of the invention will now be described with reference to the accompanying drawing which is a schematic view of a semiconductor device provided with dielectric isolation.
Referring to the drawing, an n +type silicon substrate 11 is provided with an n-type epitaxial layer 12. A well 13 is etched into the substrate from the underside and in a region in register with a region 20 of the epitaxial layer 12 in which a circuit is to be formed, the well extending through the substrate to such a depth as to leave the region 12 of the epitaxial layer and an adjoining thinner region 14 of the underlaying substrate. Using isoplanar techniques a long oxidation is performed to grow a contiguous oxide region 15 throughout the depth of the epitaxial layer and the adjoining thin substrate region 14 so as to completely isolate the device region 12 from the surrounding semiconductor. Typically, a layer of silicon nitride is deposited on the surface of the semiconductor and windows are formed by conventional photolithographic and etching techniques. The oxidation is then performed for several hours in an atmosphere of wet oxygen. The oxidation time and the build up of oxide above the surface can be reduced by first etching a moat in the region where the oxidation is to be performed. As a typical semiconductor device is less than 100 microns square, the oxide region 15 has sufficient strength to support the isolated region 20 of the silicon wafer 12.
The isolation technique is applicable primarily to the fabrication of a monolithic amplifier structure in which the isolated region contains the input transistor of the amplifier, the driver and output stages of the amplifier being formed in adjacent nonisolated regions of the epitaxial layer and coupled to the input transistor via metallised connections.
The transistor comprising the stages of the amplifier may be formed simultaneously using conventional photolithographic and etching techniques to form windows in an oxide layer (not shown) on the epitaxial layer, a p-type impurity being diffused through the windows. Further windows are made in the oxide layer and through which an n-type impurity is diffused to form the transistors.
A deep n + diffusion extending through the epitaxial layer to the thin substrate region 14 is performed to provide a collector contact of the input transistor. The diffusion time for such a collector contact is relatively long, but the combined times for the diffusion and isolation oxidation is comparable with that for an isoplanar partial dielectric isolation process. Allowance for the outdiffusion from the substrate during this time is made when choosing the thickness of the epitaxial layer 12. Transistors 16 in the isolated wafer and 17 and 18 in the adjacent non-isolated region are then diffused. In a typical linear amplifier arrangement transistor 17 is a Darlington pair driver structure and 18 comprises an output transistor. The transistor in the isolated and non-isolated regions are diffused simultaneously in the conventional manner.
Control of the depth of the well may be effected by the use of a preferential etch which is either orientation or concentration dependent. If the latter is employed an n + diffusion to reduce collectors resistance may be required. In some applications the isolating oxidation process may be performed prior to etching of the underlying substrate.
Claims (8)
- WHAT WE CLAIM IS: 1. A method of isolating a semiconductor device formed in a region of an epitaxial semiconductor layer disposed on a major surface of a semiconductor substrate, the method including etching a well into the substrate from a surface opposite the major surface, said well being in register with the region and extending substantially to the epitaxial layer, masking the surface of the epitaxial layer so as to leave an annulus of exposed semiconductor material surrounding said region, and subjecting the masked surface to an oxidation process so as to grow a ring of oxide through the epitaxial layer and into the well so as to electrically isolate said region from the epitaxial layer and the substrate.
- 2. A method as claimed in claim 1, and wherein said exposed annulus of semiconductor material is etched so as to form a moat around the region prior to the oxidation process.
- 3. A method as claimed in claim 1, or 2, and in which the substrate is of n ±type silicon on which an n-type epitaxial layer has been deposited.
- 4. A method as claimed in claim 1, 2 or 3, and which further includes diffusing a first transistor into the isolated region and simul taneously diffusing a second Darlington pair transistor and a third output transistor into adjacent regions of the epitaxial layer so as to form a linear amplifier structure.
- 5. A semiconductor isolation method substantially as described herein with reference to the accompanying drawing.
- 6. A semiconductor structure, including a semiconductor substrate on a major surface of which an epitaxial layer is disposed, a semiconductor device formed in a region of the epitaxial layer, a well provided in said substrate extending from a surface opposite said one surface substantially to the epitaxial layer and in register with the region, and an annulus of oxidised semiconductor material surrounding said region and extending through the epitaxial layer into said well, the annulus isolating the region from the epitaxial layer and the substrate.
- 7. A structure as claimed in claim 6, and semiconductor including a first input transistor, a second Darlington pair driver transistor structure, and a third output transistor, said input transistor being formed in said isolated region, said structure comprising a monolithic linear amplifier.
- 8. A semiconductor structure substantially as described herein with reference to the accompanying drawing.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2697179A GB1588958A (en) | 1977-07-05 | 1977-07-05 | Devices for maintaining matched speeds of two objects |
GB1411378A GB1558957A (en) | 1978-04-11 | 1978-04-11 | Isolating semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1411378A GB1558957A (en) | 1978-04-11 | 1978-04-11 | Isolating semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1558957A true GB1558957A (en) | 1980-01-09 |
Family
ID=10035229
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1411378A Expired GB1558957A (en) | 1977-07-05 | 1978-04-11 | Isolating semiconductor devices |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1558957A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5027183A (en) * | 1990-04-20 | 1991-06-25 | International Business Machines | Isolated semiconductor macro circuit |
WO1994022167A1 (en) * | 1993-03-17 | 1994-09-29 | British Technology Group Limited | Semiconductor structure, and method of manufacturing same |
-
1978
- 1978-04-11 GB GB1411378A patent/GB1558957A/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5027183A (en) * | 1990-04-20 | 1991-06-25 | International Business Machines | Isolated semiconductor macro circuit |
WO1994022167A1 (en) * | 1993-03-17 | 1994-09-29 | British Technology Group Limited | Semiconductor structure, and method of manufacturing same |
GB2290661A (en) * | 1993-03-17 | 1996-01-03 | British Tech Group | Semiconductor structure, and method of manufacturing same |
GB2290661B (en) * | 1993-03-17 | 1997-05-14 | British Tech Group | Semiconductor structure, and method of manufacturing same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3849216A (en) | Method of manufacturing a semiconductor device and semiconductor device manufactured by using the method | |
US3944447A (en) | Method for fabrication of integrated circuit structure with full dielectric isolation utilizing selective oxidation | |
US4228450A (en) | Buried high sheet resistance structure for high density integrated circuits with reach through contacts | |
GB1573496A (en) | Bipolar transistors and method of manufacturing the same | |
US4997775A (en) | Method for forming a complementary bipolar transistor structure including a self-aligned vertical PNP transistor | |
GB1393123A (en) | Semiconductor device manufacture | |
US4043848A (en) | Method of fabrication of insulated gate field effect semiconductor devices | |
US4481707A (en) | Method for the fabrication of dielectric isolated junction field effect transistor and PNP transistor | |
US7619299B2 (en) | Semiconductor device and method of manufacturing the same | |
US5198692A (en) | Semiconductor device including bipolar transistor with step impurity profile having low and high concentration emitter regions | |
EP0051534B1 (en) | A method of fabricating a self-aligned integrated circuit structure using differential oxide growth | |
US4372030A (en) | Method for producing a semiconductor device | |
US3928091A (en) | Method for manufacturing a semiconductor device utilizing selective oxidation | |
US3817794A (en) | Method for making high-gain transistors | |
CA1154543A (en) | Mesh gate v-mos power fet | |
US3933541A (en) | Process of producing semiconductor planar device | |
US4678537A (en) | Method of manufacturing semiconductor devices | |
GB1558957A (en) | Isolating semiconductor devices | |
GB2063561A (en) | Semiconductor device and manufacturing method therefor | |
GB1593937A (en) | I2l integrated circuitry | |
US4627883A (en) | Method of forming an isolated semiconductor structure | |
US4144106A (en) | Manufacture of an I2 device utilizing staged selective diffusion thru a polycrystalline mask | |
KR20020020189A (en) | Semiconductor ic apparatus and method for fabricating the same | |
JPS57134956A (en) | Manufacture of semiconductor integrated circuit | |
US4977107A (en) | Method for manufacturing semiconductor rectifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |