GB1453040A - Signal storing circuitry - Google Patents

Signal storing circuitry

Info

Publication number
GB1453040A
GB1453040A GB6000873A GB6000873A GB1453040A GB 1453040 A GB1453040 A GB 1453040A GB 6000873 A GB6000873 A GB 6000873A GB 6000873 A GB6000873 A GB 6000873A GB 1453040 A GB1453040 A GB 1453040A
Authority
GB
United Kingdom
Prior art keywords
gates
stables
delay
stable
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB6000873A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of GB1453040A publication Critical patent/GB1453040A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1506Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
    • H03K5/15066Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using bistable devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Electronic Switches (AREA)
GB6000873A 1972-12-29 1973-12-28 Signal storing circuitry Expired GB1453040A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2264135A DE2264135C3 (de) 1972-12-29 1972-12-29 Speichereinrichtung mit mehreren bistabilen Kippstufen

Publications (1)

Publication Number Publication Date
GB1453040A true GB1453040A (en) 1976-10-20

Family

ID=5865783

Family Applications (1)

Application Number Title Priority Date Filing Date
GB6000873A Expired GB1453040A (en) 1972-12-29 1973-12-28 Signal storing circuitry

Country Status (13)

Country Link
US (1) US3914627A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5721794B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AT (1) AT334663B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BE (1) BE809237A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1005528A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CH (1) CH563054A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2264135C3 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2212605B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1453040A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IN (1) IN138818B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1000753B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL175113C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
SE (1) SE398934B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4286330A (en) * 1976-04-07 1981-08-25 Isaacson Joel D Autonomic string-manipulation system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3474262A (en) * 1966-03-30 1969-10-21 Sperry Rand Corp N-state control circuit
US3662193A (en) * 1971-05-24 1972-05-09 Itt Tri-stable circuit
US3808544A (en) * 1972-03-28 1974-04-30 Nat Res Dev Sequential machines

Also Published As

Publication number Publication date
ATA1001173A (de) 1976-05-15
DE2264135B2 (de) 1979-02-08
DE2264135A1 (de) 1974-07-11
DE2264135C3 (de) 1979-09-27
BE809237A (fr) 1974-04-16
CH563054A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1975-06-13
NL7316449A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1974-07-02
AT334663B (de) 1976-01-25
CA1005528A (en) 1977-02-15
FR2212605B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1976-11-19
NL175113C (nl) 1984-09-17
IN138818B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1976-04-03
FR2212605A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1974-07-26
JPS5721794B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1982-05-10
NL175113B (nl) 1984-04-16
IT1000753B (it) 1976-04-10
JPS4999440A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1974-09-19
US3914627A (en) 1975-10-21
SE398934B (sv) 1978-01-23

Similar Documents

Publication Publication Date Title
GB1101851A (en) Generalized logic circuitry
GB1127687A (en) Logic circuitry
GB1362210A (en) Electronic interference suppression device and method of operation thereof
GB1495689A (en) Circuit arrangements for eliminating the effects of switch chatter
GB1160148A (en) Sequence Detection Circuit
GB1294758A (en) Program control devices
GB1453040A (en) Signal storing circuitry
GB1107978A (en) Logic circuit
GB1064661A (en) Counter comprising bistable stages
GB1106869A (en) Static binary counter
ES365679A1 (es) Un circuito de bascula jk, del tipo principal-subordinado.
GB1140620A (en) Improvements in or relating to multistable circuit arrangements responsive to clock pulses (jk flip-flops)
GB1400849A (en) Frequency divider
ES400068A1 (es) Perfeccionamientos en celulas para la realizacion de cir- cuitos de control de automatismo secuencial.
GB1125271A (en) Pulse generating system
GB1199698A (en) Improvements in or relating to Asynchronous Bistable Trigger Circuits
GB1135268A (en) Improvements in or relating to bistable devices
GB1115367A (en) Logic circuits
GB1110463A (en) Sequence control arrangements for a computer
SU395987A1 (ru) К АВТОРСКОМУ СВИДЕТЕЛЬСТВУМ. Кл. Н 03k 23/00УДК 681.3.055(088.8)
GB1259237A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB1135059A (en) Method of making semiconductor devices
GB1213384A (en) Four-phase logic systems
GB1169780A (en) Integrator System
GB1293892A (en) Fluidic binary counter

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee