GB1412520A - Tdm systems - Google Patents
Tdm systemsInfo
- Publication number
- GB1412520A GB1412520A GB2786573A GB2786573A GB1412520A GB 1412520 A GB1412520 A GB 1412520A GB 2786573 A GB2786573 A GB 2786573A GB 2786573 A GB2786573 A GB 2786573A GB 1412520 A GB1412520 A GB 1412520A
- Authority
- GB
- United Kingdom
- Prior art keywords
- signalling
- frame
- bit
- time slot
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/12—Arrangements providing for calling or supervisory signals
Abstract
1412520 Automatic exchange systems SIEMENS-ALBIS AG 12 June 1973 [27 June 1972] 27865/73 Heading H4K A signalling data receiver in a TDM system utilizing a superordinate frame for conveying signalling data relating to the speech channels of an exchange time frame, comprises a storage matrix having as many rows as there are bit positions in a signalling time slot and as many columns as there are signalling time slots in a superordinate frame, each storage location in the matrix being connected via an individual amplifier to a bit-recording device, e.g. an electromagnetic relay. Each 125 Ás time frame comprises 32 time slots of which the first is used for synchronization, the 16th for channel related signalling data and the remaining 30 for information data. The superordinate frame spans 16 exchange frames. Its first time slot is used for synchronization while its second time slot contains 4 bits of data for the first channel and 4 bits for the 17th channel, and so on. The serial bits of each signalling time slot are inserted into a shift register SR for parallel read-out into a column of bi-stables SE which is selected by a sequence circuit TV in dependence on the particular position the slot occupies in the signalling frame. Each bi-stable is connected via an individual transistor amplifier SA to a bit-recording relay SB whose on or off condition is interpreted as a " 1 " or " 0 " bit by a not shown control system. In the amplifier, divider R1, R2 and resistor RE serve as a load current limiter, the RC circuit reduces HF peaks of the output pulse waveform and the diodes D1, D2 and Zener diode Z serve to divert surge voltages. The amplifiers are mounted on a common circuit board. In the event of a fault in the system a blocking pulse is applied via terminal B to reset all the bi-stables.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CH964672A CH540610A (en) | 1972-06-27 | 1972-06-27 | Method for separating binary signaling characters from a sequence of time-division multiplex signals at the receiving end |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1412520A true GB1412520A (en) | 1975-11-05 |
Family
ID=4354162
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2786573A Expired GB1412520A (en) | 1972-06-27 | 1973-06-12 | Tdm systems |
Country Status (12)
| Country | Link |
|---|---|
| JP (1) | JPS5633023B2 (en) |
| AT (1) | AT344251B (en) |
| BE (1) | BE801480A (en) |
| CH (1) | CH540610A (en) |
| FI (1) | FI58238C (en) |
| FR (1) | FR2191386B1 (en) |
| GB (1) | GB1412520A (en) |
| IL (1) | IL42581A (en) |
| IT (1) | IT1003093B (en) |
| NL (1) | NL159251C (en) |
| NO (1) | NO135269C (en) |
| SE (1) | SE390858B (en) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3516061A (en) * | 1967-12-04 | 1970-06-02 | Ford Ind Inc | Electrical signaling apparatus |
| GB1300003A (en) * | 1969-04-01 | 1972-12-20 | Int Standard Electric Corp | Telecommunication exchanges |
-
1972
- 1972-06-27 CH CH964672A patent/CH540610A/en not_active IP Right Cessation
-
1973
- 1973-06-12 GB GB2786573A patent/GB1412520A/en not_active Expired
- 1973-06-21 IL IL42581A patent/IL42581A/en unknown
- 1973-06-22 NO NO2603/73A patent/NO135269C/no unknown
- 1973-06-25 FI FI2028/73A patent/FI58238C/en active
- 1973-06-25 FR FR7323091A patent/FR2191386B1/fr not_active Expired
- 1973-06-26 AT AT562573A patent/AT344251B/en not_active IP Right Cessation
- 1973-06-26 BE BE132758A patent/BE801480A/en unknown
- 1973-06-26 IT IT25834/73A patent/IT1003093B/en active
- 1973-06-27 JP JP7269673A patent/JPS5633023B2/ja not_active Expired
- 1973-06-27 NL NL7308978.A patent/NL159251C/en not_active IP Right Cessation
- 1973-06-27 SE SE7309034A patent/SE390858B/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| FI58238B (en) | 1980-08-29 |
| DE2331967A1 (en) | 1974-08-29 |
| JPS4985911A (en) | 1974-08-17 |
| FR2191386A1 (en) | 1974-02-01 |
| DE2331967B2 (en) | 1975-12-11 |
| SE390858B (en) | 1977-01-24 |
| AU5730373A (en) | 1975-01-09 |
| JPS5633023B2 (en) | 1981-07-31 |
| CH540610A (en) | 1973-08-15 |
| IT1003093B (en) | 1976-06-10 |
| ATA562573A (en) | 1977-11-15 |
| FR2191386B1 (en) | 1979-07-20 |
| NO135269B (en) | 1976-11-29 |
| NO135269C (en) | 1977-03-09 |
| IL42581A0 (en) | 1973-08-29 |
| IL42581A (en) | 1975-12-31 |
| NL159251B (en) | 1979-01-15 |
| AT344251B (en) | 1978-07-10 |
| BE801480A (en) | 1973-10-15 |
| FI58238C (en) | 1980-12-10 |
| NL7308978A (en) | 1974-01-02 |
| NL159251C (en) | 1981-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4545052A (en) | Data format converter | |
| EP0359551A3 (en) | Semicoductor memory circuit | |
| GB1183562A (en) | AM Data Detector | |
| US4368531A (en) | Frame aligner for digital telecommunications exchange system | |
| GB1589187A (en) | Tdm trannsmission systems | |
| US2907989A (en) | Signal staticizer | |
| GB1288233A (en) | ||
| US3634628A (en) | Method and apparatus for forming tdm signal bursts for a time division multiple access satellite communication system | |
| US4713804A (en) | Method and device for converting digital channel multiframes into packet multiframes | |
| US4135060A (en) | Circuit arrangement for a time division multiplex communication system for the channel by channel combination at the receiving end of information transmitted in the form of multiframes | |
| US3760115A (en) | Crosspoint error detection in time division multiplex switching systems | |
| GB935371A (en) | Improved interrograting and recording system | |
| KR930003592A (en) | Time slot designator and time slot method for use in a series of communication systems | |
| GB1412520A (en) | Tdm systems | |
| GB1057024A (en) | Improvements relating to multiplex transmission systems | |
| GB981174A (en) | Electrical signalling systems and automatic telephone exchanges | |
| EP0323222A3 (en) | System for sending and receiving a hdlc data frame on a time-division multiplex transmission path | |
| GB1061194A (en) | Data handling system | |
| GB1463002A (en) | Tdm communications transmission systems | |
| CA1274622C (en) | Signal controlled waveform recorder | |
| CA2052409A1 (en) | Sub-rate time switch | |
| GB1459208A (en) | Load selection and current switching system | |
| GB1012133A (en) | Improvements in or relating to translation systems | |
| GB1164094A (en) | Receiver for a Time Multiplexing Transmission System | |
| ES8203545A1 (en) | Digital debouncing and storage apparatus for use in a telephone switching system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PCNP | Patent ceased through non-payment of renewal fee |