GB1404703A - Input output systems - Google Patents
Input output systemsInfo
- Publication number
- GB1404703A GB1404703A GB5476673A GB5476673A GB1404703A GB 1404703 A GB1404703 A GB 1404703A GB 5476673 A GB5476673 A GB 5476673A GB 5476673 A GB5476673 A GB 5476673A GB 1404703 A GB1404703 A GB 1404703A
- Authority
- GB
- United Kingdom
- Prior art keywords
- channel
- group
- ucw
- channels
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
1404703 Input/output control INTERNATIONAL BUSINESS MACHINES CORP 26 Nov 1973 [2 Jan 1973] 54766/73 Heading G4A Input/output channels 22, for executing I/O programs of channel command words (CCW) assembled by a central processing unit 10, are arranged in groups 12, 14, and unless an I/O instruction specifies a particular channel 22, channel group hardware assigns a non-busy channel 22 from the group to control the requested I/O operation. If an I/O device disconnects during execution of a series of chained CCW's the I/O operation may be resumed subsequently on any one of the channels 22 in the same group. It is also possible, e.g. for diagnostic testing, for a START I/O command to specify a particular channel 22, and in this case the selected channel controls the entire I/O operation. If a HALT DEVICE instruction occurs, channel selection logic determines if one of the channels is assigned to the device and if so routes the halt instruction through that channel. In operation, a unit (channel group) address from a start I/O instruction is translated by table look-up into a unit control word (UCW) address, the UCW is fetched from shared storage 18, 20 and subsequently a channel address word (CAW) is fetched from a predetermined storage location and is entered in the selected channel where it is used for indirect addressing of the first CCW. Since each set of UCW's 18, 20 is common to a group of channels 22 an interlock is provided which prevents any channel accessing a UCW until it has control of the corresponding channel/device interface.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32004373A | 1973-01-02 | 1973-01-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1404703A true GB1404703A (en) | 1975-09-03 |
Family
ID=23244632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5476673A Expired GB1404703A (en) | 1973-01-02 | 1973-11-26 | Input output systems |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS49118340A (en) |
DE (1) | DE2363142A1 (en) |
FR (1) | FR2212951A5 (en) |
GB (1) | GB1404703A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4156932A (en) * | 1977-07-05 | 1979-05-29 | Honeywell Information Systems Inc. | Programmable communications controller |
FR3143086A1 (en) | 2022-12-08 | 2024-06-14 | Psa Automobiles Sa | ROTARY VALVES SYSTEM FOR SEPARATE HEAT TRANSFER FLUID CIRCUITS PRESENTING DIFFERENT DYNAMICS |
-
1973
- 1973-11-26 GB GB5476673A patent/GB1404703A/en not_active Expired
- 1973-12-11 FR FR7345371A patent/FR2212951A5/fr not_active Expired
- 1973-12-19 DE DE19732363142 patent/DE2363142A1/en active Pending
- 1973-12-27 JP JP14457173A patent/JPS49118340A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2212951A5 (en) | 1974-07-26 |
DE2363142A1 (en) | 1974-07-11 |
JPS49118340A (en) | 1974-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4155119A (en) | Method for providing virtual addressing for externally specified addressed input/output operations | |
KR910010328A (en) | Disk Array Controller With Parity Capability | |
JPS6027964A (en) | Memory access control circuit | |
GB1113081A (en) | Data processing systems | |
AU585076B2 (en) | Interrupt handling in a multiprocessor computing system | |
US5077654A (en) | Virtual machine system which translates virtual address from a selected virtual machine into real address of main storage | |
GB1493817A (en) | Information processor with immediate and indirect addressing | |
ES421412A1 (en) | Data processing system | |
GB1069480A (en) | Memory system | |
GB1504756A (en) | Peripheral device addressing in data processing system | |
US3982231A (en) | Prefixing in a multiprocessing system | |
GB1532609A (en) | Data processing apparatus | |
GB1404703A (en) | Input output systems | |
US3846759A (en) | Data processing arrangements | |
GB1378144A (en) | Data processing arrangements | |
GB1330040A (en) | Programme-controlled data switching systems | |
GB1192368A (en) | Improvements in or relating to Data Processing Devices | |
US3913073A (en) | Multi-memory computer system | |
KR930004901B1 (en) | Memory control unit of computer system by using dynamic ram | |
JPS5994112A (en) | Time division positioning controller | |
GB1235927A (en) | Data processing system | |
GB1148472A (en) | Data processing apparatus | |
KR0164725B1 (en) | Cache memory | |
JPS6128151A (en) | Virtual computer address control system | |
GB1257760A (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |