GB1382635A - Data processing systems - Google Patents
Data processing systemsInfo
- Publication number
- GB1382635A GB1382635A GB1755172A GB1755172A GB1382635A GB 1382635 A GB1382635 A GB 1382635A GB 1755172 A GB1755172 A GB 1755172A GB 1755172 A GB1755172 A GB 1755172A GB 1382635 A GB1382635 A GB 1382635A
- Authority
- GB
- United Kingdom
- Prior art keywords
- row
- store
- data
- stored
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
Abstract
1382635 Data processing system SIEMENS AG 17 April 1972 [26 April 1971] 17551/72 Heading G4C A data processing system includes a data store consisting of a plurality of independently accessible storage modules TS which, in terms of their addressing arrangement, are arranged in a matrix of rows and columns, the arrangement being such that instructions and data for the system are stored in storage modules in different rows or in different columns. As shown eight storage modules are arranged in two rows and four columns, the arrangement referring to the addressing scheme and not necessarily to the physical arrangement. Instructions may be stored in row Z 1 of the store and data in row Z2. Alternatively instruction may be stored in, e.g. column S1, and data in, e.g. column S4. As described instructions are stored in row Z1, the first instruction in cell I of the store S1, Z1, instruction 2 in cell 2 of store S2, Z1, &c. Addressing, in the embodiment, is by means of a word having two column selecting bits, one row selecting bit, and a group of bits to select the cell within the store module selected by the row and column bits.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19712120410 DE2120410A1 (en) | 1971-04-26 | 1971-04-26 | Data processing system with a working memory subdivided into partial memories |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1382635A true GB1382635A (en) | 1975-02-05 |
Family
ID=5805983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB1755172A Expired GB1382635A (en) | 1971-04-26 | 1972-04-17 | Data processing systems |
Country Status (7)
| Country | Link |
|---|---|
| BE (1) | BE782679A (en) |
| DE (1) | DE2120410A1 (en) |
| FR (1) | FR2136640A5 (en) |
| GB (1) | GB1382635A (en) |
| IT (1) | IT957224B (en) |
| LU (1) | LU65237A1 (en) |
| NL (1) | NL7205439A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2934771C3 (en) * | 1979-08-28 | 1982-03-25 | Siemens AG, 1000 Berlin und 8000 München | Storage device. |
| JPS5687282A (en) * | 1979-12-14 | 1981-07-15 | Nec Corp | Data processor |
-
1971
- 1971-04-26 DE DE19712120410 patent/DE2120410A1/en active Pending
-
1972
- 1972-04-17 GB GB1755172A patent/GB1382635A/en not_active Expired
- 1972-04-21 NL NL7205439A patent/NL7205439A/xx unknown
- 1972-04-21 IT IT732672A patent/IT957224B/en active
- 1972-04-24 LU LU65237D patent/LU65237A1/xx unknown
- 1972-04-24 FR FR7214431A patent/FR2136640A5/fr not_active Expired
- 1972-04-26 BE BE782679A patent/BE782679A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| NL7205439A (en) | 1972-10-30 |
| DE2120410A1 (en) | 1972-11-02 |
| LU65237A1 (en) | 1972-12-11 |
| FR2136640A5 (en) | 1972-12-22 |
| IT957224B (en) | 1973-10-10 |
| BE782679A (en) | 1972-10-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1532278A (en) | Data processing system and memory module therefor | |
| GB1316300A (en) | Storage arrays | |
| GB1066924A (en) | Improvements in or relating to memory arrangements | |
| GB2129585B (en) | Memory system including a faulty rom array | |
| EP0341897A3 (en) | Content addressable memory array architecture | |
| DE3789537T2 (en) | Matrix word organized storage system. | |
| GB1360930A (en) | Memory and addressing system therefor | |
| GB1444084A (en) | Generalized logic device | |
| GB1311891A (en) | Video data diesplay system | |
| GB1533368A (en) | Word organized random access memory systems | |
| EP0337433A3 (en) | Cell array pattern layout of semiconductor memory device | |
| ATE53271T1 (en) | VIDEO SIGNAL MEMORY. | |
| GB1468783A (en) | Memory systems | |
| EP0272980A3 (en) | Boundary-free semiconductor memory device | |
| GB1452685A (en) | Interleaved main storage and data processing system | |
| GB854380A (en) | Improvements in magnetic core storage matrices | |
| TW315957U (en) | Method and apparatus for increasing the number of registers available in a computer processor | |
| GB1323632A (en) | Memory accessing arrangement | |
| GB1116524A (en) | Information storage system | |
| GB1382635A (en) | Data processing systems | |
| GB1409595A (en) | Storage array | |
| EP0276110A3 (en) | Semiconductor memory device | |
| EP0162234A3 (en) | Memory device | |
| GB1428468A (en) | Information storage system | |
| ATE53158T1 (en) | VIDEO SIGNAL MEMORY. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PLNP | Patent lapsed through nonpayment of renewal fees |