GB1381414A - Methods of testing sequential logic circuits - Google Patents
Methods of testing sequential logic circuitsInfo
- Publication number
- GB1381414A GB1381414A GB2122373A GB2122373A GB1381414A GB 1381414 A GB1381414 A GB 1381414A GB 2122373 A GB2122373 A GB 2122373A GB 2122373 A GB2122373 A GB 2122373A GB 1381414 A GB1381414 A GB 1381414A
- Authority
- GB
- United Kingdom
- Prior art keywords
- line
- circuit
- loop
- paths
- loops
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 title abstract 9
- 238000000034 method Methods 0.000 title abstract 3
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 abstract 1
- 238000009795 derivation Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US25655472A | 1972-05-24 | 1972-05-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1381414A true GB1381414A (en) | 1975-01-22 |
Family
ID=22972673
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2122373A Expired GB1381414A (en) | 1972-05-24 | 1973-05-04 | Methods of testing sequential logic circuits |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPS4929545A (enrdf_load_stackoverflow) |
| FR (1) | FR2185796B1 (enrdf_load_stackoverflow) |
| GB (1) | GB1381414A (enrdf_load_stackoverflow) |
| IT (1) | IT982636B (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0006168A1 (en) * | 1978-06-19 | 1980-01-09 | International Business Machines Corporation | Method and apparatus for testing fixed function logic circuits |
| GB2318876A (en) * | 1996-10-31 | 1998-05-06 | Nec Corp | Method for testing electronic circuits |
-
1973
- 1973-03-27 IT IT2216173A patent/IT982636B/it active
- 1973-04-04 JP JP48037904A patent/JPS4929545A/ja active Pending
- 1973-04-10 FR FR7313796A patent/FR2185796B1/fr not_active Expired
- 1973-05-04 GB GB2122373A patent/GB1381414A/en not_active Expired
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0006168A1 (en) * | 1978-06-19 | 1980-01-09 | International Business Machines Corporation | Method and apparatus for testing fixed function logic circuits |
| GB2318876A (en) * | 1996-10-31 | 1998-05-06 | Nec Corp | Method for testing electronic circuits |
| GB2318876B (en) * | 1996-10-31 | 2001-06-06 | Nec Corp | Method for testing electronic circuits |
Also Published As
| Publication number | Publication date |
|---|---|
| IT982636B (it) | 1974-10-21 |
| FR2185796B1 (enrdf_load_stackoverflow) | 1979-04-13 |
| JPS4929545A (enrdf_load_stackoverflow) | 1974-03-16 |
| FR2185796A1 (enrdf_load_stackoverflow) | 1974-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Seshu | On an improved diagnosis program | |
| Bowman | The schedule-sequencing problem | |
| Goldstein et al. | SCOAP: Sandia controllability/observability analysis program | |
| US5210700A (en) | Automatic delay adjustment for static timing analysis | |
| US2803401A (en) | Arithmetic units for digital computers | |
| Lockett et al. | A scheduling problem involving sequence dependent changeover times | |
| Seifert | On the homology invariants of knots | |
| US3702007A (en) | Table driven program | |
| Hidri et al. | Exact and heuristic procedures for the two-center hybrid flow shop scheduling problem with transportation times | |
| US5101362A (en) | Modular blackboard based expert system | |
| Valette et al. | Software implementation of Petri nets and compilation of rule-based systems | |
| GB1381414A (en) | Methods of testing sequential logic circuits | |
| DE3854636T2 (de) | Automatischer Prüfprozess für logische Geräte. | |
| Xirouchakis et al. | A petrinet technique for process planning cost estimation | |
| GB1036233A (en) | Improvements in arrangements for performing logical operations | |
| Zijm et al. | Scheduling a flexible machining centre | |
| GB1381413A (en) | Methods of testing asynchronous sequential circuits | |
| Mukherjee et al. | Veriful: Verification using functional learning | |
| Carrie et al. | Layout design and simulation of group cells | |
| Heller | On relativized polynomial and exponential computations | |
| Chivilikhin et al. | Reconstruction of function block logic using metaheuristic algorithm: Initial explorations | |
| GB992477A (en) | Improvements relating to information storage circuitry | |
| JPS59123048A (ja) | ソ−ト処理装置 | |
| Sorenson | A nonlinear perturbation theory for estimation and control of time discrete stochastic systems | |
| JPH04282745A (ja) | シミュレーションシステム |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |