GB1358206A - Surface-controlled field effect semiconductor device - Google Patents
Surface-controlled field effect semiconductor deviceInfo
- Publication number
- GB1358206A GB1358206A GB551072A GB551072A GB1358206A GB 1358206 A GB1358206 A GB 1358206A GB 551072 A GB551072 A GB 551072A GB 551072 A GB551072 A GB 551072A GB 1358206 A GB1358206 A GB 1358206A
- Authority
- GB
- United Kingdom
- Prior art keywords
- gate
- zone
- biased
- drain
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 230000005669 field effect Effects 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 5
- 230000004888 barrier function Effects 0.000 abstract 3
- 238000013500 data storage Methods 0.000 abstract 2
- 230000004048 modification Effects 0.000 abstract 2
- 238000012986 modification Methods 0.000 abstract 2
- 230000007547 defect Effects 0.000 abstract 1
- 238000002955 isolation Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
- 230000002085 persistent effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Abstract
1358206 Transistor data storage INTERNATIONAL BUSINESS MACHINES CORP 7 Feb 1972 [2 March 1971] 5510/72 Addition to 1317493 Heading H3T [Also in Division H1] In a surface controlled semi-conductor device of the kind described in Specification 1,317,493 a P-type substrate 1 has two diffused or implanted N+ doped source and drain zones 2, 3 separated by a channel zone, which are covered by a thin oxide insulant 4 coated over the channel with doped poly crystalline semi-conductor material, e.g. Si forming gate 5 and the source and drain zones have metal or doped poly crystalline contacts 6, 7 (Figs. 1a, 1b). Voltages of, e.g -3 are applied to substrate, + 6 to drain, and Ov to source. A connection 8 is established between gate 5 and a zone 10 in the channel zone and a connection 9 between the gate and a zone 11 outside the channel doped oppositely to the substrate. Positive pulse on gate 5 establishes N-conductive channel between source and drain, and a PD is tapped off connection 8 to the gate to maintain conductivity after cessation of the initial pulse, and for storage state "0" a voltage OV is applied to the gate whole for state "1" a voltage is applied such as to maintain drain-source conduction. If gate 5 voltage exceeds that of N-doped region 10 the barrier layer 5-10 is biased forward and 10-1 is biased backwards, while if it is in defect barrier 5-10 is biased backwards, and a persistent barrier is maintained by opposed biasing of diodes 12, 13 at the connections between 5-10 and 10-1 (Fig. 2, not shown). The connection 9 stabilizes a gate zero voltage for storage state "0". Diode 14 between P-doped connection 9 and N-doped region 12 is forward biased, and diode 15 between N-doped regions 11 and substrate 1 is backward biased. When gate 5 is +ve biased for channel conduction, diode 14 is biased forward and reduction of gate potential to that prevailing in the channel zone is prevented by positioning the contact between connection 9 and region 11 outside this zone. In a modification (Figs. 4a, 4b, 5, not shown) the gate to substrate connection is disposed in a predefined position relative to the drain zone, in its depletion region, so that region 18 is held at zero potential. The drain zone is enlarged laterally over the channel zone, and positive charges accumulating on the gate when it is biased OV are eliminated and losses by isolation currents when it is positively biased are compensated. In a further modification (Fig. 6) gate 5 is split into two interconnected sections separated by a zone in which no electrons can assemble under the field effect of the gate and which consequentially has high resistance to reduce the drain current. Data storage.-Storage values are written in (Fig. 3, not shown) from a control FE-whose drain is connected to the gate of the storage FET, gate connected to a word line, and source connected to a bit line. To write in "1" the word line voltage is raised to render the control FET conductive to allow a pulse on the bit line to reach the gate of the storage FET which holds after the bit line pulse ceases. To write in "0" the word line voltage is similarly raised to allow the bit line 0 potential to reach the gate. To read out, the control FET is rendered conductive by address pulsing the word line to detect the gate voltage of the storage FET via bit line BL.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19712109915 DE2109915A1 (en) | 1971-03-02 | 1971-03-02 | Surface controlled semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1358206A true GB1358206A (en) | 1974-07-03 |
Family
ID=5800301
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB551072A Expired GB1358206A (en) | 1971-03-02 | 1972-02-07 | Surface-controlled field effect semiconductor device |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5232556B1 (en) |
DE (1) | DE2109915A1 (en) |
FR (1) | FR2128321B2 (en) |
GB (1) | GB1358206A (en) |
IT (1) | IT1044827B (en) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3764864A (en) * | 1966-03-29 | 1973-10-09 | Matsushita Electronics Corp | Insulated-gate field-effect transistor with punch-through effect element |
GB1297143A (en) * | 1968-12-16 | 1972-11-22 |
-
1971
- 1971-03-02 DE DE19712109915 patent/DE2109915A1/en active Pending
-
1972
- 1972-01-28 IT IT1989272A patent/IT1044827B/en active
- 1972-02-01 FR FR7204228A patent/FR2128321B2/fr not_active Expired
- 1972-02-07 GB GB551072A patent/GB1358206A/en not_active Expired
- 1972-02-18 JP JP1657872A patent/JPS5232556B1/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2128321A2 (en) | 1972-10-20 |
FR2128321B2 (en) | 1977-12-23 |
JPS5232556B1 (en) | 1977-08-22 |
DE2109915A1 (en) | 1972-09-07 |
IT1044827B (en) | 1980-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11910589B2 (en) | Memory device comprising electrically floating body transistor | |
US5510630A (en) | Non-volatile random access memory cell constructed of silicon carbide | |
US6903969B2 (en) | One-device non-volatile random access memory cell | |
US3978577A (en) | Fixed and variable threshold N-channel MNOSFET integration technique | |
US4377817A (en) | Semiconductor image sensors | |
US4284997A (en) | Static induction transistor and its applied devices | |
JPH05145083A (en) | Quantum field-effect element | |
GB1425985A (en) | Arrangements including semiconductor memory devices | |
GB1444541A (en) | Radiation sensitive solid state devices | |
US4631563A (en) | Metal oxide semiconductor field-effect transistor with metal source region | |
US4089022A (en) | Electron device | |
JPH0624208B2 (en) | Semiconductor device | |
US4622573A (en) | CMOS contacting structure having degeneratively doped regions for the prevention of latch-up | |
CN113016077B (en) | Integrated assembly of ferroelectric transistors with heterostructure active regions | |
US3798512A (en) | Fet device with guard ring and fabrication method therefor | |
EP0163031B1 (en) | Superconducting transistor | |
US4264915A (en) | Charge-coupled component formed on gallium arsenide | |
JPH0799752B2 (en) | Field effect transistor | |
EP0018764A1 (en) | A semiconductor memory device in which soft errors due to alpha particles are prevented | |
GB1458076A (en) | Optical memory devices and memory systems | |
US6900506B1 (en) | Method and structure for a high voltage junction field effect transistor | |
US4594604A (en) | Charge coupled device with structures for forward scuppering to reduce noise | |
GB1358206A (en) | Surface-controlled field effect semiconductor device | |
US4010482A (en) | Non-volatile schottky barrier diode memory cell | |
US5132752A (en) | Field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |