GB1356287A - Buffer memory having read and write address comparison for indicating - Google Patents

Buffer memory having read and write address comparison for indicating

Info

Publication number
GB1356287A
GB1356287A GB3175771A GB3175771A GB1356287A GB 1356287 A GB1356287 A GB 1356287A GB 3175771 A GB3175771 A GB 3175771A GB 3175771 A GB3175771 A GB 3175771A GB 1356287 A GB1356287 A GB 1356287A
Authority
GB
United Kingdom
Prior art keywords
memory
receiver
data
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3175771A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of GB1356287A publication Critical patent/GB1356287A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
  • Image Input (AREA)
GB3175771A 1970-07-06 1971-07-06 Buffer memory having read and write address comparison for indicating Expired GB1356287A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US5251470A 1970-07-06 1970-07-06

Publications (1)

Publication Number Publication Date
GB1356287A true GB1356287A (en) 1974-06-12

Family

ID=21978107

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3175771A Expired GB1356287A (en) 1970-07-06 1971-07-06 Buffer memory having read and write address comparison for indicating

Country Status (8)

Country Link
US (1) US3680055A (cg-RX-API-DMAC7.html)
JP (1) JPS548266B1 (cg-RX-API-DMAC7.html)
BE (1) BE769573A (cg-RX-API-DMAC7.html)
CA (1) CA946981A (cg-RX-API-DMAC7.html)
DE (1) DE2133661C2 (cg-RX-API-DMAC7.html)
FR (1) FR2100309A5 (cg-RX-API-DMAC7.html)
GB (1) GB1356287A (cg-RX-API-DMAC7.html)
NL (1) NL175470C (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2231981A (en) * 1989-04-27 1990-11-28 Stc Plc Memory read/write arrangement

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3781817A (en) * 1972-04-20 1973-12-25 Design Elements Inc Restraint signal generator and oscillator
US3909526A (en) * 1972-04-20 1975-09-30 Mi 2 74245 76919720420013 781 Square wave oscillator for a data terminal
FR2216884A5 (cg-RX-API-DMAC7.html) * 1973-02-01 1974-08-30 Etudes Realis Electronique
GB1499184A (en) * 1974-04-13 1978-01-25 Mathematik & Datenverarbeitung Circuit arrangement for monitoring the state of memory segments
US4130868A (en) * 1977-04-12 1978-12-19 International Business Machines Corporation Independently controllable multiple address registers for a data processor
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
HU180133B (en) * 1980-05-07 1983-02-28 Szamitastech Koord Equipment for displaying and storing tv picture information by means of useiof a computer access memory
US4644463A (en) * 1982-12-07 1987-02-17 Burroughs Corporation System for regulating data transfer operations
JPS6093513A (ja) * 1983-10-27 1985-05-25 Fanuc Ltd 数値制御装置におけるアプリケ−シヨンシステムのデ−タ入出力器
US4956808A (en) * 1985-01-07 1990-09-11 International Business Machines Corporation Real time data transformation and transmission overlapping device
US4881163A (en) * 1986-09-19 1989-11-14 Amdahl Corporation Computer system architecture employing cache data line move-out queue buffer
GB2200483B (en) * 1987-01-22 1991-10-16 Nat Semiconductor Corp Memory referencing in a high performance microprocessor
FR2642214B1 (fr) * 1988-12-30 1992-11-20 Cit Alcatel Systeme de detection d'ecrasement de donnees dans une memoire tampon, notamment pour un commutateur de donnees
KR0176537B1 (ko) * 1995-10-14 1999-05-01 김광호 가변길이복호화기의 메모리 인터페이스방법 및 회로
TW463481B (en) * 1999-04-28 2001-11-11 Fujitsu Ltd Cell search method, communication synchronization apparatus, portable terminal apparatus, and recording medium
US6408348B1 (en) 1999-08-20 2002-06-18 International Business Machines Corporation System, method, and program for managing I/O requests to a storage device
US20060004904A1 (en) * 2004-06-30 2006-01-05 Intel Corporation Method, system, and program for managing transmit throughput for a network controller

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2817072A (en) * 1954-08-02 1957-12-17 Rca Corp Serial memory system
US2907004A (en) * 1954-10-29 1959-09-29 Rca Corp Serial memory
US3059221A (en) * 1956-12-03 1962-10-16 Rca Corp Information storage and transfer system
US3012230A (en) * 1957-09-30 1961-12-05 Electronic Eng Co Computer format control buffer
US3302185A (en) * 1964-01-20 1967-01-31 Jr Andrew P Cox Flexible logic circuits for buffer memory
DE1247050B (de) * 1964-11-25 1967-08-10 Telefunken Patent Einrichtung mit einem Pufferspeicher zur Weitergabe unregelmaessig anfallender Digitaldaten in gleichmaessigen Zeitabstaenden
US3421147A (en) * 1965-05-07 1969-01-07 Bell Telephone Labor Inc Buffer arrangement
US3541531A (en) * 1967-02-07 1970-11-17 Bell Telephone Labor Inc Semiconductive memory array wherein operating power is supplied via information paths
US3540010A (en) * 1968-08-27 1970-11-10 Bell Telephone Labor Inc Diode-coupled semiconductive memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2231981A (en) * 1989-04-27 1990-11-28 Stc Plc Memory read/write arrangement

Also Published As

Publication number Publication date
US3680055A (en) 1972-07-25
DE2133661C2 (de) 1983-09-08
BE769573A (fr) 1971-11-16
FR2100309A5 (cg-RX-API-DMAC7.html) 1972-03-17
CA946981A (en) 1974-05-07
NL175470C (nl) 1984-11-01
NL7109296A (cg-RX-API-DMAC7.html) 1972-01-10
DE2133661A1 (de) 1972-01-20
JPS548266B1 (cg-RX-API-DMAC7.html) 1979-04-13

Similar Documents

Publication Publication Date Title
US3795901A (en) Data processing memory system with bidirectional data bus
US5587953A (en) First-in-first-out buffer memory
US4282572A (en) Multiprocessor memory access system
GB1108805A (en) Improvements in or relating to electronic data processing systems
US6718449B2 (en) System for data transfer between different clock domains, and for obtaining status of memory device during transfer
US4276609A (en) CCD memory retrieval system
KR910010315A (ko) 2방향 데이타 전송 장치
KR930008606A (ko) 멀티프로세서 시스템에서의 프로세서 교착상태 방지용 장치
KR850007129A (ko) 버스제어수단을 갖춘 마이크로 컴퓨터 시스템
GB2021823A (en) Data transfer system
US6802036B2 (en) High-speed first-in-first-out buffer
US4815039A (en) Fast real-time arbiter
KR900005287A (ko) 데이타 제어 장치 및 그것을 사용하는 시스템
KR860000595A (ko) 정보처리장치를 위한 메모리액세스 제어방식
US5930502A (en) Method for sharing a random-access memory between two asynchronous processors and electronic circuit for the implementation of this method
US7251188B2 (en) Memory access interface for a micro-controller system with address/data multiplexing bus
GB1110994A (en) Data storage addressing system
US6470404B1 (en) Asynchronous communication device
GB1437985A (cg-RX-API-DMAC7.html)
GB1264620A (cg-RX-API-DMAC7.html)
GB1323165A (en) Method and apparatus for testing logic functions in a multiline data communication system
GB1301011A (en) Apparatus for altering the contents of a computer memory
US5498976A (en) Parallel buffer/driver configuration between data sending terminal and data receiving terminal
US7114019B2 (en) System and method for data transmission
US4860262A (en) Cache memory reset responsive to change in main memory

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee