GB1340758A - Address decode logic for a semiconductor memory - Google Patents
Address decode logic for a semiconductor memoryInfo
- Publication number
- GB1340758A GB1340758A GB5904271A GB5904271A GB1340758A GB 1340758 A GB1340758 A GB 1340758A GB 5904271 A GB5904271 A GB 5904271A GB 5904271 A GB5904271 A GB 5904271A GB 1340758 A GB1340758 A GB 1340758A
- Authority
- GB
- United Kingdom
- Prior art keywords
- address
- conductive
- lines
- decoded
- columns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000009877 rendering Methods 0.000 abstract 3
- 230000000295 complement effect Effects 0.000 abstract 2
- 238000011156 evaluation Methods 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US9944070A | 1970-12-18 | 1970-12-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1340758A true GB1340758A (en) | 1974-01-30 |
Family
ID=22275020
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB5904271A Expired GB1340758A (en) | 1970-12-18 | 1971-12-20 | Address decode logic for a semiconductor memory |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US3665473A (enExample) |
| JP (1) | JPS5246463B1 (enExample) |
| BE (1) | BE776888A (enExample) |
| CA (1) | CA984968A (enExample) |
| DE (1) | DE2162712A1 (enExample) |
| FR (1) | FR2118181B1 (enExample) |
| GB (1) | GB1340758A (enExample) |
| IT (1) | IT945520B (enExample) |
| NL (1) | NL7117402A (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3728696A (en) * | 1971-12-23 | 1973-04-17 | North American Rockwell | High density read-only memory |
| GB1375958A (en) * | 1972-06-29 | 1974-12-04 | Ibm | Pulse circuit |
| US4045811A (en) * | 1975-08-04 | 1977-08-30 | Rca Corporation | Semiconductor integrated circuit device including an array of insulated gate field effect transistors |
| US4001601A (en) * | 1975-09-25 | 1977-01-04 | International Business Machines Corporation | Two bit partitioning circuit for a dynamic, programmed logic array |
| US4477739A (en) * | 1975-12-29 | 1984-10-16 | Mostek Corporation | MOSFET Random access memory chip |
| US4044330A (en) * | 1976-03-30 | 1977-08-23 | Honeywell Information Systems, Inc. | Power strobing to achieve a tri state |
| JPS5493335A (en) * | 1977-12-30 | 1979-07-24 | Fujitsu Ltd | Decoder circuit |
| JPS5833633B2 (ja) * | 1978-08-25 | 1983-07-21 | シャープ株式会社 | Mosトランジスタ・デコ−ダ |
| US4292547A (en) * | 1979-07-27 | 1981-09-29 | Motorola, Inc. | IGFET Decode circuit using series-coupled transistors |
| US4488266A (en) * | 1982-09-29 | 1984-12-11 | Rockwell International Corporation | Low-power address decoder |
| EP0257120B1 (de) * | 1986-08-22 | 1992-06-10 | International Business Machines Corporation | Dekodierverfahren und -Schaltungsanordnung für einen redundanten CMOS-Halbleiterspeicher |
| JP2679420B2 (ja) * | 1991-02-01 | 1997-11-19 | 日本電気株式会社 | 半導体論理回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3541543A (en) * | 1966-07-25 | 1970-11-17 | Texas Instruments Inc | Binary decoder |
| US3539823A (en) * | 1968-08-06 | 1970-11-10 | Rca Corp | Logic circuit |
| US3533089A (en) * | 1969-05-16 | 1970-10-06 | Shell Oil Co | Single-rail mosfet memory with capacitive storage |
-
1970
- 1970-12-18 US US99440A patent/US3665473A/en not_active Expired - Lifetime
-
1971
- 1971-12-06 CA CA129,342A patent/CA984968A/en not_active Expired
- 1971-12-17 NL NL7117402A patent/NL7117402A/xx unknown
- 1971-12-17 DE DE19712162712 patent/DE2162712A1/de not_active Ceased
- 1971-12-17 IT IT54829/71A patent/IT945520B/it active
- 1971-12-17 JP JP46103167A patent/JPS5246463B1/ja active Pending
- 1971-12-17 BE BE776888A patent/BE776888A/xx unknown
- 1971-12-17 FR FR7145598A patent/FR2118181B1/fr not_active Expired
- 1971-12-20 GB GB5904271A patent/GB1340758A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE2162712A1 (de) | 1972-07-13 |
| IT945520B (it) | 1973-05-10 |
| FR2118181A1 (enExample) | 1972-07-28 |
| CA984968A (en) | 1976-03-02 |
| BE776888A (fr) | 1972-04-17 |
| JPS5246463B1 (enExample) | 1977-11-25 |
| FR2118181B1 (enExample) | 1976-03-26 |
| US3665473A (en) | 1972-05-23 |
| NL7117402A (enExample) | 1972-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1340758A (en) | Address decode logic for a semiconductor memory | |
| US4125878A (en) | Memory circuit | |
| US4110639A (en) | Address buffer circuit for high speed semiconductor memory | |
| US3962686A (en) | Memory circuit | |
| KR970051195A (ko) | 하위 워드 라인 구동 회로 및 이를 이용한 반도체 메모리 장치 | |
| EP0018843A1 (en) | Semiconductor memory device with parallel output gating | |
| JPS6342220A (ja) | プログラマブル論理アレイ | |
| GB1374881A (en) | High density read-only memory | |
| JPH0761002B2 (ja) | 集積回路 | |
| GB1534336A (en) | Semiconductor read only memories | |
| US4031415A (en) | Address buffer circuit for semiconductor memory | |
| US3806880A (en) | Multiplexing system for address decode logic | |
| GB1402444A (en) | Semiconductor memory | |
| KR850008563A (ko) | 반도체 메모리 장치 | |
| GB1361780A (en) | Silicon gate complementary mos dynamic ram | |
| GB2091008A (en) | A semiconductor memory | |
| US4086500A (en) | Address decoder | |
| GB1522638A (en) | Mosfet decoding arrangement | |
| US4054865A (en) | Sense latch circuit for a bisectional memory array | |
| US4045785A (en) | Sense amplifier for static memory device | |
| EP0196119A1 (en) | Integrated memory circuit with block selection | |
| US3708688A (en) | Circuit for eliminating spurious outputs due to interelectrode capacitance in driver igfet circuits | |
| TW344823B (en) | Address decoder | |
| US3863230A (en) | MOS memory decoder circuit | |
| GB1327598A (en) | Driving cicuitry for gas discharge panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PE20 | Patent expired after termination of 20 years |