GB1293964A - Improvements in and relating to digital data processing apparatus - Google Patents
Improvements in and relating to digital data processing apparatusInfo
- Publication number
- GB1293964A GB1293964A GB4949/70A GB494970A GB1293964A GB 1293964 A GB1293964 A GB 1293964A GB 4949/70 A GB4949/70 A GB 4949/70A GB 494970 A GB494970 A GB 494970A GB 1293964 A GB1293964 A GB 1293964A
- Authority
- GB
- United Kingdom
- Prior art keywords
- register
- digit
- entry
- auxiliary
- decimal point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/08—Output circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/02—Digital computers in general; Data processing equipment in general manually operated with input through keyboard and computation using a built-in program, e.g. pocket calculators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
- G06F3/023—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes
- G06F3/027—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes for insertion of the decimal point
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1407—General aspects irrespective of display type, e.g. determination of decimal point position, display with fixed or driving decimal point, suppression of non-significant zeros
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Input From Keyboards Or The Like (AREA)
- Calculators And Similar Devices (AREA)
- Complex Calculations (AREA)
- Digital Computer Display Output (AREA)
Abstract
1293964 Data processing MATSUSHITA ELECTRIC INDUSTRIAL CO Ltd 2 Feb 1970 [31 Jan 1969 (2) 3 March 1969] 4949/7 0 Heading G4A A digital data processor, in response to entry of a first digit, successively sets binary data into digit positions of an auxiliary register from low order to high order so that an entry mark is set into a digit position of the auxiliary register, the binary data being obtained by successive subtraction from the contents of a decimal point position store, an input register being left-shifted for each entry before the decimal point, and the entry mark being right shifted for each entry after the decimal point. A 188-bit shift register 1 and a 4-bit shift register 4, normally forming a recirculation loop via gates 2, 5, hold 3 registers, each holding 16 binary-coded decimal digits, the registers being interleaved at decimal digit level, the first register being the auxiliary register, the second being the input register and the third being an accumulator register. The least significant digit of the second and third registers hold their respective signs. Digit keys on a keyboard 8 are used to enter the decimal point position as a digit into the least significant digit position of the auxiliary register. Subsequently, on entry of the first data digit on the keyboard, the decimal point position digit is copied from the auxiliary register via gate 29 into a recirculating loop consisting of a 4-bit shift register 31 and a full adder 33. This copy is decremented by one repeatedly (by adding 1111 with the carry feedback from 1-bit delay 36 inhibited at 37), the results being stored in respective positions of the auxiliary register. Thus, if the decimal point position digit in the least significant digit position was 0011, the auxiliary register finally holds (starting at low order: 0011, 0010, 0001, 0000, 1111, 1110 &c. The 1111 is the entry mark. Each data digit from the keyboard is entered, via code converter 18 and serializing gates 23-26, into the position of the input register corresponding to the 1111 in the auxiliary register (since the 1111 is the only position contents in the auxiliary register which does not reset a flip-flop 42 via a gate 43). The input register is left-shifted for each data digit entry before a decimal point key is pressed, by passing each digit in the register via gate 29 into the loop consisting of shift register 31 and adder 33 and retaining it there until the next digit position and then reinserting it in the main loop 1, 4 (via gate 40). After the decimal point key is pressed, each digit entry causes the entry mark 1111 to be right-shifted by one position, this being done by decrementing each digit (except the least significant) in the auxiliary register by one (done like the decrementing above). The auxiliary register is also used as a multiplierquotient register, and the input register is also used as an addend-subtrahend-multiplicanddivisor register. The most significant digit of the third (accumulator) register is used as an extension register in multiplication and division. The input register is also used as an output register (see below). Display.-The second to fifteenth digit positions, inclusive, of the input (output) register are displayed on respective Nixie tubes. Clock pulses count up a first 4-bit binary counter, and when its count equals that of a second such counter, a decimal digit of the input register is passed from the output of shift register 1 to a 4-bit output shift register from which it is decoded to select a cathode in that one of the tubes the anode of which is enabled by the decoded output of the second counter, which is decremented on each count equality (see above). Zero-suppression in the display is achieved by cutting-off the power supply to the tubes until a non-zero digit appears in the output shift -register (suppression of high-order zeros) and then again after the 0000, (which adjoins the entry mark 1111) in the auxiliary register is detected in the shift register 4 at a time of counter equality (suppression of low-order zeros).
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP792769 | 1969-01-31 | ||
JP792869 | 1969-01-31 | ||
JP44016052A JPS5018341B1 (en) | 1969-03-03 | 1969-03-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1293964A true GB1293964A (en) | 1972-10-25 |
Family
ID=27277801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4949/70A Expired GB1293964A (en) | 1969-01-31 | 1970-02-02 | Improvements in and relating to digital data processing apparatus |
Country Status (5)
Country | Link |
---|---|
US (1) | US3657529A (en) |
DE (1) | DE1965830C3 (en) |
FR (1) | FR2029794A1 (en) |
GB (1) | GB1293964A (en) |
NL (1) | NL7000781A (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3828322A (en) * | 1972-04-24 | 1974-08-06 | Olivetti & Co Spa | Electronic computers |
USH1970H1 (en) | 1971-07-19 | 2001-06-05 | Texas Instruments Incorporated | Variable function programmed system |
CA986226A (en) * | 1972-12-26 | 1976-03-23 | David S. Maitland | Adaptable programmed calculator |
US3855460A (en) * | 1973-07-09 | 1974-12-17 | Canon Kk | Static-dynamic conversion system |
US4189780A (en) * | 1975-08-25 | 1980-02-19 | Ing. C. Olivetti & C., S.P.A. | Electronic computer with automatic decimal point setting means |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1183130B (en) * | 1963-09-12 | 1964-12-10 | Telefunken Patent | Arrangement for reading and decimal display of a result contained in a multi-decade counter |
US3358125A (en) * | 1964-03-13 | 1967-12-12 | Ind Machine Elettroniche I M E | Circuit for displaying the decimal location in electronic type arithmetical computing devices, particularly in connection with digital data readout devices on decimal indicators |
US3375356A (en) * | 1964-06-12 | 1968-03-26 | Wyle Laboratories | Calculator decimal point alignment apparatus |
US3430226A (en) * | 1965-05-05 | 1969-02-25 | Sperry Rand Corp | Calculators |
US3391391A (en) * | 1965-09-24 | 1968-07-02 | Ibm | Computation with variable fractional point readout |
JPS4917050B1 (en) * | 1965-12-16 | 1974-04-26 | ||
DE1524545A1 (en) * | 1966-04-02 | 1970-09-17 | Telefunken Patent | Zero reproduction in calculating machines |
US3526887A (en) * | 1967-06-30 | 1970-09-01 | Singer Co | Digit order and decimal point display system and circuit therefor |
-
1969
- 1969-12-30 DE DE1965830A patent/DE1965830C3/en not_active Expired
-
1970
- 1970-01-20 NL NL7000781A patent/NL7000781A/xx unknown
- 1970-01-26 US US5494A patent/US3657529A/en not_active Expired - Lifetime
- 1970-01-30 FR FR7003332A patent/FR2029794A1/fr not_active Withdrawn
- 1970-02-02 GB GB4949/70A patent/GB1293964A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
US3657529A (en) | 1972-04-18 |
NL7000781A (en) | 1970-08-04 |
DE1965830B2 (en) | 1974-12-19 |
DE1965830A1 (en) | 1970-08-06 |
FR2029794A1 (en) | 1970-10-23 |
DE1965830C3 (en) | 1975-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB890323A (en) | Improvements in or relating to electronic data processing apparatus | |
GB1011245A (en) | Improvements in or relating to digital computers | |
GB1364215A (en) | Divider | |
GB1071726A (en) | Improvements in or relating to calculating apparatus | |
GB1293964A (en) | Improvements in and relating to digital data processing apparatus | |
GB1098853A (en) | Computing machine | |
GB909543A (en) | Apparatus for converting between different representations of numbers | |
GB1105694A (en) | Calculating machine | |
GB977430A (en) | Apparatus to generate an electrical binary representation of a number from a succession of electrical binary representations of decimal digits of the number | |
GB1347832A (en) | Dividing device for normalizing and dividing decimal numbers | |
GB1274155A (en) | Electronic system for use in calculators | |
GB1068105A (en) | Binary to decimal conversion apparatus | |
GB876988A (en) | Improvements in or relating to digital computers | |
US3500383A (en) | Binary to binary coded decimal conversion apparatus | |
GB1143046A (en) | Electronic calculator | |
US3627998A (en) | Arrangement for converting a binary number into a decimal number in a computer | |
GB1376145A (en) | Arithmetic system for use in electronic calculator | |
GB987900A (en) | Division apparatus | |
US3813623A (en) | Serial bcd adder | |
GB1127352A (en) | Computing machine | |
GB847996A (en) | Arithmetic circuitry | |
SU1767497A1 (en) | Divider | |
GB965830A (en) | Parallel adder with fast carry network | |
GB1306256A (en) | ||
GB1150424A (en) | High Speed Digital Type Arithmetic Unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PCNP | Patent ceased through non-payment of renewal fee |